

# A novel optical network on chip design for future generation of multiprocessors system on chip

M.Channoufi<sup>1,3</sup>, P. Lecoy<sup>1</sup>

<sup>1</sup>ETIS (Research Team in Information Processing and Systems), ENSEA - University of Cergy-Pontoise - CNRS, France

S. Le Beux<sup>2</sup>, R. Attia<sup>3</sup>

<sup>2</sup>Lyon Institute of Nanotechnology, Central School of Lyon, France  
<sup>3</sup>URCSE (Unité de Recherche Composants et Systèmes Electroniques), Ecole polytechnique de Tunisie

B. Delacressonniere<sup>4</sup>

<sup>4</sup>LaMIPS (Laboratoire de Microélectronique et de Physique des Semiconducteurs), CRISMAT-NXP Semiconductors-PRESTO engineering, CNRS UMR 6508, France

**Abstract**—The paper presents a novel Optical Network on Chip (ONoC) relying on the multi-level optical layer design paradigm and called “OMNoC”. The proposed ONoC relies on multi-level microring resonator allowing efficient light coupling between superposed waveguides. Such microring resonator avoids using waveguide crossing, which contribute to reduce propagation losses. Preliminary experimental results demonstrate the potential of multi-level optical layer for reducing power consumption and increasing scalability in the proposed ONoC.

**Keywords**—3D-Optical network on chip, multi-level optical layer, optical control.

## I. INTRODUCTION

The constant progression in computer and smartphones architecture and the continuous growth of the number of transistors on a chip involve an increasing need of high-performance, low cost and low power consumption networks on chip. In the next future, electronic interconnections will no longer be able to fulfill these requirements.

The numerous advances in silicon photonic integration and the successful realization and fabrication of micro-optical devices such as photo-detectors [1,2,4], modulators [5,6,12], buffers [21] and optical switches [8,9,13,16,22] push the studies on future generation of multiprocessor systems-on-chip (MPSoC) using optical interconnections. Increasing importance is given to the architectures and topologies of optical networks on chip. Some of them use passive optical networks, such as Briere et al [7] and Vantrease et al [26]. This choice allows a 100% optical network using passive switches (preconfigured), but the challenge to overcome is to manage the complexity of static routing tables and to provide a large range of resonant wavelengths when increasing the number of cores. Others like A.Shacham et al. [10], Xu et al. [3], proposed the integration of active optical components, minimizing the number of optical resonators and waveguides, but requiring electrical command of the optical switches. In the same way, and in order to ensure reliable and efficient transmission of optical signals, many studies have been made to develop control protocols for packet routing that provide QoS [19] and synchronization or organization protocols of the optical traffic inside the network [18,19, 20].

The ONoC proposed in this paper relies on the multi-level optical layer design paradigm. As a main contribution, three waveguides level are used in order to implement two sub-networks without any waveguide crossing: a network is dedicated to payload data and the other is for control flow. The data network is realized through two superposed waveguides and is a combination between two modified Fat-H-Tree [11, 14].

Interactions between the waveguide levels are realized by a novel 3D microring resonator. The control network is Mesh-based and is located under the data network. In section II, the overall architecture, including the ONoC and the control network are presented. Results on optical power loss, design complexity, set up latency and power consumption are presented in Section III. Section IV concludes the paper and gives perspectives to this work.

## II. NETWORK ARCHITECTURE

In this section, we present how multilayer can be used to design an effective ONoC. For this purpose, we exploit all the possibilities of optical structures such as superposed, crossing and curved waveguides.

### A. Architecture Overview

The proposed 3D architecture is composed by a processing (electrical) layer and multi-level optical layer dedicated to data and control flow, as illustrated in Fig. 1. In this example, 8x8 processors are considered, resulting in 4x4 circuit interfaces (CI) and 3x3 control units (CU). The circuit-switched data network is implemented by two layers of superposed waveguides and adjacent to each other, as illustrated on the side view in fig. 1. The control network is composed by waveguides (implemented on a third dedicated layer) interconnecting control units located on the electrical layer. This optical network is efficiently implemented, without any waveguides crossing and realizing the shortest waveguide length between CU thanks to the multi-layer silicon deposit technology.

The electrical (i.e. processing) layer and both data payload network, and control networks interact with each other through Reduced Optical TurnAround Router (ROTAR).

**B. ROTAR( Reduced Optical TurnAround Router)**

Each ROTAR is composed by 4 waveguides superposed in two layers, 4 two-level switch (microring resonators), a Control Unit (CU) and 4 Circuit Interfaces (CI), as illustrated in fig.2. Since each circuit interface is shared by 4 processors, ROTAR manages communications for 16 cores. The CU is dedicated to the management of packets in the control network. If a source processor has to send data to a destination processor not sharing the same interface, the CU requests an access to the ONoC. For that, a setup packet  $P_{setup}$  is injected into the control network (i.e. in the waveguide located on the first level), following an XY static routing policy. Once the optical signal reaches the adjacent CU, it is converted in the electrical domain. If the destination is not reached, the control

packet is re-converted in the optical domain and is transmitted to the next CU, depending on the availability of the optical resources, etc. Similarly to the networks proposed in [3,10,15], optical resources in the data flow network are reserved all along the setup packet path. Once the destination CU is reached, an optical acknowledgment packet  $P_{ack}$  is sent back to the source processor (it is transmitted similarly to  $P_{setup}$ ). In order to avoid deadlock and to release optical resources as soon as possible, priority is given to acknowledgment packets. Once the  $P_{ack}$  is received by the source processor, payload data are injected in the data flow network; the optical signals will then propagate along the waveguides located on the first and second level, depending on the configuration of the circuit interface.




Fig.1. 4x4 3D optical network on chip (with a top view of optical network on chip ) and Mesh-based control network on chip architecture




Fig.2. Reduced Optical TurnAround Router ROTAR

ROTAR is a reduced version of OTAR, the optical router proposed by Huaxi et al [3]. In order to simplify the topology, ROTAR consider only X-and Y-hops (does not allow diagonal communications) thus reducing the number of microrings by 30% compared to OTAR. This leads to a significant reduction of the power consumption, as detailed in the results section of the paper. The CI is formed by 6 superposed waveguides on 2 layers and 8 microring resonators to interconnect 4 cores (fig.2). One of the 8 microring resonator should be turned on in order to eject wave to its output port. To inject payload data, the processors send the signal through one of the 4 ports located in the CI (see fig.2). The configuration of each microring resonators is driven through TSV connected to the CU

Fig.3 illustrates a 2D view of the dataflow network layout with a chip size of 13mm×13mm, optical links between adjacent processors cores which are assumed to be 1mm by 1mm have an approximate length of 5 mm. This layout allows communication between 64 processors which need 64 lasers and 64 photodetectors to be fully interconnected.




Fig.3. data payload ONoC (complete interconnections)

To achieve the high modulation speeds that would make on-stack interconnects practical (typically 10Gb/s data rate), one would need to use vertical cavity semi conductors lasers (VCSELs) for direct modulation. Since VCSELs are built using III-V compound semi-conductors, they cannot be easily integrated in a CMOS-compatible process. One stack mode locked lasers are an interesting separate modulation alternative. For that a one stack mode silicon locked lasers have been demonstrated [27].

### C. 3D switch design (microring resonator)

In order to validate the interest of using multi-level optical layer for improving ONoC efficiency, a novel 3D implementation of the switching element (an active microring resonator) was realized using Comsol software. This switching element (fig. 4) is composed by two crossing and superposed waveguides (Si in SiO<sub>2</sub>) with a width of 440 nm and a height of 300 nm, and a resonant ring of 3.4 μm diameter. The ring is located under the upper waveguide and adjacent to the lower one with a gap of 100 nm between ring and guides.




Fig.4. 2 waveguides levels based microring resonator (a) in ON state (b) in OFF state

The microrings resonators switches are configured to send the signal in the direction to be achieved. Basically, the configuration is achieved as follows:

- ON state in the case of horizontal hop: the optical signal is coupled from a waveguide to another;
- OFF state is configured otherwise: the optical signal propagates along the same waveguide.

### D. Multi-path communications

Depending on the location of source and target processors in the network, the communications will occur through interlaced and external straight parts of waveguides (Fig.5). In order to reduce communication contention, each CI provides a dedicated ONoC access to its four attached processors P1, P2, P3 and P4. This is achieved by providing access to P1 and P2 (resp. P3 and P4) through the top (resp. bottom) optical layer and by allocating a given waveguide to each processor. Similarly, each processor can receive data independently from each other.

The waveguides located on the top (resp. bottom) layer are dedicated to propagate data from north to south (resp. south to north). Hence, data propagate along Y axis by using a same waveguide while communications along the X axis will require routing an optical signal from a waveguide to another.

### E. Control unit

The control unit is one of the key elements to achieve a successful transmission; it is built from traditional CMOS transistors and it uses electrical signals to drive microring resonators; it deals only with control packets and it is formed by 4 optical/electrical converters, 4 multiplexers, 4 schedulers.




Fig.5. Possible communications paths between two different CI

The first scheduler for  $\lambda_{setup}$  uses FIFO algorithm for priority and the second gives priority always for  $\lambda_{acq}$ . Using optical waveguides in the control network affects directly the "End to End delay (ETE)" which will be much smaller than with the use of electrical buses. The control unit is divided into two computing units, one for  $P_{setup}$  and the other for  $P_{acq}$ . This strategy has been adopted to decrease delay and packet queuing in CU, considering that each kind of control packet has a different wavelength so they can follow the same path simultaneously without any deadlock.

Each router is controlled by a control unit (CU) which processes electrical control packets. All control units are connected in an optical control network which commands microring resonators via TSV (through silicon via). The architecture of the control network for 256 cores is shown in fig.6.

The operation mode of the CU can be summarized as:

- Browsing of the table of "adjacent queue. Status" and synchronization of the control packets according to its content, update of the table by decrementing the current queue size and incrementing the queue size of the next control unit.
- Browsing the table of "path. Status", updating it according to the routing decision, decrement the field containing the number of displacements in the control packet  $P_{setup}$ .
- Command microrings at the slot time " $T_n$ " if it is a horizontal hop, and increment the field of "time delay" in the control packet if the path is busy.

A study of set up latency and maximum queue size is done with Network Simulator NS-2 respecting the next rules:

- In each processor is implemented a routing protocol module developed with C++ due to its compatibility with NS-2.

- The processor generates a control packet according to this algorithm.
- The control packet is updated at each travel through a CU and is forwarded to the next CU until it reaches its destination.
- If it is an X hop, the CU switches the microring in the adequate time slot.

Results of this study is given in section III.




Fig.6. Control network architecture implemented in NS-2

#### F. Circuit interface

The circuit interface (CI) is the component interfacing the optical network layer for payload data and the CMOS electrical layer by EO-OE interfaces. The CI is formed by 6 superposed waveguides and 8 microrings to interconnect 4 cores, just one microring should be turned on in order to direct the wave to its output port. Top view of the CI is shown in Fig.7 while the complete 3D implementation is shown in Fig.2.

The CI processes only payload data, which means that after reserving path by control packets, the processor sends the payload data over the CI. The microrings in the CI are driven by the control unit and are switched on only if the current CI is linked to the processor's receiver of the final destination of the packet.




Fig.7. circuit interface

The connection between adjacent processors sharing a common CI is done electrically due to the short distance between them. Each processor has two ports, one for injection and a second for ejection. The injection is done directly through Y-waveguide while ejection requires driving on one of the microring resonators (Fig.8).




Fig.8. Wave injection and ejection in CI

Fig.8 shows the four possible paths that can be established between two different CI. Corresponding to injection port (processor 1, processor 2, processor 3, processor 4), the suitable path to the destination CI is defined (one of path 1, path 2, path 3, path 4). While in order to be driven to the corresponding processor, each time we command the microring resonator corresponding to the ejection port of this processor. (example from Fig.8 (scenario 1); for path 1, injection is from processor 1 in emitter CI and ejection is to one of processor 1 or 2 in receiver CI).

### G. Discussions

Compared to the networks proposed by [3, 10, 15], the control flow is realized optically. In addition to allow a reduction of communication latency, WDM is used in order to concurrently propagate setup and acknowledgment signals, respectively through  $\lambda_{setup}$  and  $\lambda_{acq}$  wavelengths, which can help reducing contentions in the network. By using a single layer, the number of waveguides crossing would increase the propagation losses in the overall ONoC. With a two-level waveguide network, waveguides crossings are avoid and coupling losses as well as crosstalk can be minimized, leading to low latency and power efficient ONoC.

We believe that multi-level optical layer design paradigm opens new researches directions in ONoC topologies. Indeed, related works intend to decrease propagation loss by reducing the number of waveguides crossings. This has led to the use of ring topology and its associated serpentine like layout. However, optical signals propagate along with a single dimension, which negatively increase the distance between

source laser and destination photodetector, thus impacting the power consumption. By reconsidering n-dimensional data routing network such as Mesh or Torus, shorter distances will be considering, leading to lower power consumption in ONoC.

## III. EXPERIMENTAL RESULTS

Maximum optical power loss and crosstalk are two critical figures of merit for an optical network on chip, which determine the feasibility and scalability of this ONoC, as well as the power consumption of E/O interface to generate and detect the optical signal.

### A. Optical Power Loss

The total optical loss in the network is the sum (in dB) of all waveguide losses and of the wave coupling losses with transmitters and receivers:

$$L_{TOTAL} = L_{EW} + L_{LW} + L_{BW} + L_{CW} + L_{MR} + L_{WR} \quad (1)$$

Where

- $L_{EW}$  is the coupling loss from transmitter to waveguide through the Y-junction in CI (see figs 2 and 7).
- $L_{LW}$  is the propagation loss of a straight waveguide expressed as :  $L_{LW} = \alpha * \text{waveguide length}$ .
- $L_{CW}$  is the loss due to waveguide crossings, proportional to the number of crossings over the path of signal.
- $L_{BW}$  is the bending loss depending on radius and angle of curvature of the bent waveguide.
- $L_{MR}$  is the loss due to the coupling between guides through the microresonators by evanescent field coupling; this loss is proportional to the number of switches over the path of signal.
- $L_{WR}$ ; the coupling loss from waveguide to receiver.

The main loss occurring in a straight waveguide is due to the sidewall roughness, exactly parameters such as roughness correlation length and it increases with the index contrast. The estimated optical losses using Comsol software of both single and multi-level implementations of elementary optical component are summarized in Table 1.

We first begin the performance evaluation study by demonstrating the potential of multi layer design in optimized standard network floorplans such as Mesh, Torus and passive lambda network. Analytical results of crossing waveguides number in longest path for M\*N Mesh " $CR_{mesh}$ " and optimized Torus " $CR_{optimized\_Torus}$ " topologies based network are proposed by K.Feng et al[23]. While Le-Beux et al [24] give the number of crossing waveguides in multi stage lambda network " $CR_{\lambda}$ ":

$$CR_{mesh} = \frac{(M + N)}{3} \quad (2)$$

$$CR_{optimized\_Torus} = \frac{(3MN + 8)(M + N) - 4(M^2 + N^2)}{2MN} \quad (3)$$

$$CR_{\lambda} = \frac{(M + N)}{2} \quad (4)$$

TABLE I. Optical Power Loss

Optical device loss parameter	Insertion loss
Waveguides propagation " $L_{LW}$ "	6.5 dB/cm
Waveguides crossing " $L_{CW}$ "	0.5 dB
Waveguides bend " $L_{BW}$ "	0,05 dB
Passing by ring (off)	0.5dB
Coupling in one level switch (On) " $L_{MR}$ "	3.5 dB
Coupling in multi-level switch(On) " $L_{MR}$ "	4.5 dB
loss via Y junction " $L_{YW}$ "	0,5 dB
Crosstalk in one level crossing	-13dB
Crosstalk in two level crossing	-23 dB
Input coupling loss " $L_{EW}$ "	3 dB
Output coupling loss " $L_{WR}$ "	0,6 dB

Results shown in Fig.9 demonstrate that by using multi-layer design and so avoiding waveguides crossings, optical power of about 4dB is saved in lambda network and 6 to 8 dB are saved in Mesh and Torus networks.




Fig.9. Optical power saved by using multi-layer design paradigm for different network architecture

For given photodetector and laser source devices, the maximum OMNoC size is limited by the worst case propagation loss  $L_{TOTAL}$ .

Assuming typical injected power of +5 dBm for on-chip integrable laser diodes and receiver sensitivity of -20dBm for 10 Gbit/s operation, the maximum insertion loss in any network size should be less than 25dB (available power budget) while crosstalk should be (in absolute value) much higher than this level in order to obtain a good reception quality.

Estimation of maximum optical power loss and crosstalk is done for different chip size in single and multi-layer implementations (Fig.10). In one level optical layer implementation, network scalability is limited to 64 cores, while by using superposed waveguides and so avoiding waveguides crossing loss, the cores number in one chip scales to 256.




Fig.10. Worst case optical communications losses and crosstalk in our proposed multi-layer ONoC

The crosstalk in an overall communication is defined as the attenuation between the source processor and a processor which should not be the addressed processor. A higher crosstalk (in absolute value) involves less signal interference in the receivers. As shown in Fig.10, the use of the multi-layer design paradigm will satisfy this requirement with crosstalk 25dB lower than with single layer design.

### B. Design complexity

Because all the constructed optical components are centrally symmetric, each waveguide in the ONoC satisfies the rules mentioned above. There are totally  $4X+7Y-4$  crossings for  $X$  horizontal and  $Y$  vertical hops number,  $N_r$  routers,  $4((N_r)+(N/2))$  microrings and  $2N/4$  waveguides for  $N$  lasers and  $N$  photodiode. For each optical link, only  $(X+1)$  Microrings are resonant at most, which can reduce the power consumption of the multi-level optical network on chip ONoC, and the details can be found in Table 2.

TABLE II. Merits of the constructed N multi level ONoC

Figure of merit	Value
Waveguide number	$2N/4$
CI number	$\sqrt{(N/4)}$
Microring number	$4((N_r)+(N/2))$
Waveguide crossings number	$4X+7Y-4$
Lasers number	$N$
Photodiode number	$N$

In table 3, a comparison is done between different ONoC topologies, one concerning the number of microrings in each router, including the microrings attached to injection and detection ports. The second parameter is the number of processors connected by optical waveguides in the route. Finally we calculate the number of driven microring resonators in the longest transmission scenario.

TABLE III. Number of microrings and processors required in OMNoC and related architectures

Topology	Number of microrings per router (Router+inj+eje)	Connected processor via router	Switched microrings in the longest path
Mesh [10]	14	1	6
Torus [19]	8	1	6
this work	36	16	5

According to parameters values given in Table 3, for mesh topology based network 14\*8 microrings are needed to interconnect 8 processors. For Torus based networks 8\*8 microrings are required for 8 processors too. While in our proposed multi-level ONoC, only 36 microrings are required to 16 processors (18 for 8 processors), leading to the lower number of used microrings. These results mean that OMNoC require lower chip area compared to Mesh and Torus based networks.

### C. Maximum Queue size and packet set up delay

A study of packet set up latency and maximum queue size is done with network simulator NS-2. Contention may cause the packet to be blocked, leading to a path-setup latency on the order of tens of nanoseconds. For that the study of the maximum queue size is a key to avoid contentions in network. Once a path is acquired, the transmission latency of the optical data is very short, depending only on the group velocity of light in a silicon waveguide: approximately  $6,6 \cdot 10^7$  m/s, or 300 ps for a 2-cm path crossing a chip .

We consider a traffic with 12 control units and each link between two CU supports a rate of 12.5Gb/s, we consider also 6 traffic generator that transmit 30 bits each 0.05ms during 1.5ms, this traffic share a common link, so we will focus on the maximum size of the queue in the common node in order to avoid packet drop.

The maximum queue size in the common traversed CU is found by comparing maximum queue size and queue lost and by decreasing each time data rate generating until reaching a curve of zero queue lost (without packet drop). According to that, the CU can deal with 19 packets without any network contentions (Fig.11).

The latency components are based on predicted individual latencies of electronic and silicon-photonics components in a future 45nm process. Results show a minimum set up latency of less than 50 ns for an offered load less than 0.2. While in overhead charge in the CU with an offered load up to 0.5, the set up latency increases to reach more than 350 ns per packet (Fig.12).




Fig.11. Maximum queue size




Fig.12. set up latency in control unit

### D. Power consumption estimation

In order to evaluate the power consumption of our OMNoC, one must take into account the energy required by the control network ( $E_{control}$ ) and by the data flow network ( $E_{payload}$ ) for sending and receiving optical signals and by CU ( $E_{cu}$ ) for saving data, scheduling packets, arbitration and storing CI configuration.

The total energy consumed to transmit a packet can be modeled analytically

$$E_{tot} = E_{payload} + E_{control} \quad (5)$$

$$E_{payload} = n * P_{mr} * \left( \frac{L_{payload}}{R} + \frac{D_l}{v} \right) + E_{eo-oe} * L_{payload} \quad (6)$$

$$E_{control} = E_{eo-oe} * L_{control} * J_p + E_{CU} * (J_p + 1) \quad (7)$$

$$E_{CU} = E_{buf} * 2L_{control} + E_{comp} + E_{scheduler} * 2L_{control} \quad (8)$$

Here  $n$  is the number of driven microring resonator in the network including those in the circuit interface.  $P_{mr}$  is the average power consumed by one microring resonator, in ON-state it consumes  $20\mu W$  [17],  $L_{payload}$  is the size of payload packet which is taken to be 1024 bits.  $R$  is the data rate transmitted by interfaces which taken to be 12,5Gb/s,  $D_1$  is the distance traveled by the optical packet in the ON-state, it depends on the processor core size which is taken here to 1mm by 1mm, and on the number of processor connected to each circuit interface.  $v$  is the light velocity.  $E_{oe-eo}$  is the energy consumed for 1 bit oe-eo conversion which is assumed to be 1pJ/bit,  $J_p$  is the number of hops made in the control network.  $L_{control}$  is the sum of the size of control and acknowledgment packets which is 28 bits.  $E_{CU}$  is the energy consumed by control unit, it was simulated by Cadence and is the sum of the energy consumed by buffers (0.003pJ/bit), the energy consumed by computation unit (1,5pJ) and by the schedulers using FIFO algorithm (0, 12 pJ/bit). For example, for a 256-core MPSoC and 128-byte packets, OMNoC consumes 1,032 nJ/packet in the payload data network and 0,187 nJ /packet in the control network using a control packet size of 28 bit.

#### IV. CONCLUSION

In this paper, we propose an ONoC that relies on the multi-level optical layer design paradigm. As a main contribution, three levels of waveguides are used in order to efficiently implement data flow and control networks. Interactions between the waveguides located on different levels are realized by a novel 3D microring resonator. Simulation results demonstrate the lower coupling loss of this 3D microring resonator compared to related works. The energy required by the resulting ONoC to send a packet is estimated to be 1,228 nJ, resulting in low power architecture.

#### REFERENCES

- [1] L. Chen et al. High Performance Germanium Photodetectors Integrated on Submicron Silicon Waveguides by Low Temperature Wafer Bonding. In *Optics Express*, July 2008.
- [2] S. Assefa, F. N. A. Xia, and Y. A. Vlasov, "Reinventing germanium avalanche photodetector for nanophotonic on-chip optical interconnects," *Nature* 464(7285), 80–84(2010)
- [3] Huaxi Gu, Jiang Xu, Wei Zhang, «A Low-Power Fat Tree-based Optical Network-on-Chip for Multiprocessor System-on-Chip», Design, Automation Exhibition. DATE '09. 978-3-9810801-5-5.2009.
- [4] S. Sahni et al. "Junction Field-effect-transistor based Germanium Photodetector on Silicon-on-Insulator" In *Optics Letters*, May 2008.
- [5] W. M. Green et al. «Ultra-compact, Low RF Power, 10Gb/sSilicon Mach-Zehnder Modulator». In *Optics Express*, Dec 2007.
- [6] L. Gu et al. High Speed Silicon Photonic Crystal Waveguide Modulator for Low Voltage Application. In *Applied Physics Letters*, 90, 071105, 2007.
- [7] M. Briere, B. Girodias, et al, "System Level Assessment and its capacity of an optical NoC in an MPSoC Platform", Design, Automation & Test in Europe Conference & Exhibition, 2007.
- [8] L. Martinez et al. High "Confinement Suspended Micro-ring Resonators in Silicon-on-Insulator". In *Optics Express*, June 2006.
- [9] A. K. Okyay et al. «Silicon Germanium CMOS Optoelectronic Switching Device: Bringing Light to Latch". In IEEE Transactions on Electron Devices, Dec 2007.
- [10] A. Shacham, Benjamin G. Lee, Aleksandr Biberman, Keren Bergman, Luca P. Carloni " Photonic NoC for DMA Communications in Chip Multiprocessors " in 15th IEEE Symposium on High-Performance Interconnects on Networks-on-Chips, (NOCS 2007), Princeton, NJ, May 2007, paper 2.1
- [11] M.Channoufi, P.Lecoy, R.Attia, B.Delacressonniere, "Study and modeling of a new configuration of an optical network on chip (ONOC) using FDTD" 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), june 2011
- [12] JuthikaBasak,LingLiao,AnshengLiu,Doren Rubin,Yoel Chetrit ,Hat Nguyen« developments in Gigascale Silicon Optical Modulators Using Free Carrier Dispersion Mechanisms »,Hindawi Publishing Corporation Advances in Optical Technologies, Volume 2008 ,article ID 678948.
- [13] J. Van Campenhout, W. M. J. Green, S. Assefa, and Y. A. Vlasov, "Low-power, 2 x 2 silicon electro-optic switch with 110-nm bandwidth for broadband reconfigurable optical networks," *Opt. Express* 17(26), 24020–24029 (2009).
- [14] Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, "Performance, Cost, and Energy Evaluation of Fat H-Tree: A Cost-Efficient Tree-Based On-Chip Network," *ipdps*, pp.81, 2007 IEEE International Parallel and Distributed Processing Symposium, 2007.
- [15] A. Biberman, K. Preston, G. Hendry, N. Sherwood-Droz, J. Chan, J. S. Levy, M. Lipson, K. Bergman, "Photonic Network-on-Chip Architectures Using Multilayer Deposited Silicon Materials for High-Performance Chip Multiprocessors," *ACM Journal on Emerging Technologies in Computing Systems* 7 (2) 7:1-7:25
- [16] John Wiley & Sons, Chichester, UK, 2004. F. Xia, M.J. Rooks, L. Sekaric, and Y.A. Vlasov, "Ultra-Compact High Order Ring Resonator Filters Using Submicron Silicon Photonic Wires for On-Chip Optical Interconnects," *Optics Express*, vol. 15, no. 19, pp. 11934-11941, Sept. 2007.
- [17] F. Xia, M.J. Rooks, L. Sekaric, and Y.A.Vlasov, "Ultra-Compact High Order Ring Resonator Filters Using Submicron Silicon Photonic Wires for On-Chip Optical Interconnects," *Optics Express*, vol. 15, no. 19, pp. 11934-11941, Sept. 2007.
- [18] M.Channoufi, P.Lecoy, R.Attia, B.Delacressonniere, S.Garcia, "Toward All Optical Interconnections in Chip Multiprocessor (2)"Reconfigurable Computing and FPGAs (ReConFig 2011), Cancun, Mexico, Nov. 2011.
- [19] Gilbert Hendrya, Eric Robinson, Vitaliy Gleyzer, Johnnie Chana, Luca P. Carloni, Nadya Bliss,Keren Bergman «Time-division-multiplexed arbitration in silicon nanophotonic networks-on-chip for high-performance chip multiprocessors » J. Parallel Distrib. Comput. 71 (2011) 641–650.
- [20] Nicola Concer, Luciano Bononi, Michael Souli'e, Riccardo Locatelli, and Luca P. Carloni «The Connection-Then-Credit Flow Control Protocolfor Heterogeneous Multicore Systems-on-Chip » IEEE transaction on computer aided design of integrated circuit and systems, vol. 29, no. 6, june 2010.
- [21] F. Xia, L. Sekaric, Y. Vlasov, Ultracompact optical buffers on a silicon chip,*Nature Photonics* 1 (2007) 65–71.
- [22] Xi Xiao,\* Hao Xu, Xianyao Li, Yingtao Hu, Kang Xiong, Zhiyong Li, Tao Chu, Yude Yu, and Jinzhong Yu "25 Gbit/s silicon microring modulator based on misalignment-tolerant interleaved PN junctions" OSA OPTICS EXPRESS 250930 January 2012 / Vol. 20, No. 3
- [23] K.Feng, Y.Ye, J. Xu, "A Formal Study on Topology and Floorplan Characteristics of Mesh and Torus-based Optical Networks-on-Chip", *Microprocessors and Microsystems*, June 2012
- [24] S.Le Beux, J.Trajkovic, I.O'Connor, G. Nicolescu, G. Bois and P. Paulin. Multi-Optical Network on Chip for Large Scale MPSoC. In IEEE Embedded Systems Letters, Vol. 2, Issue 3, Pages 77 - 80, Sept. 2010.
- [25] Vantrease,D; Schreiber,R; Monchiero,M; McLaren,M; Jouppi N.P; Fiorentino,M; Davis, A; Binkert,N; Beausoleil,R.G; Ahn, J.H "Corona: System implication of emerging nanophotonic technology" 35th international symposium of computer architecture(ISCA), 2008.
- [26] B.R Koch, A.W Fang, O.Cohen and J.E Bowers "Mode locked silicon evanescent lasers" *Optics Express*, 15(18), sep(2007).
- [27] I-W. Hsieh, X. Chen, J. I. Dadap, N. C. Panoiu, J. Richard M. Osgood, S. J. McNab, and Y. A. Vlasov. Ultrafastpulse self-phase modulation and third-order dispersion in si photonic wire-waveguides. *Optics Express*, 14(25):12380– 12387, Dec. 2006.