A Novel Design for XOR Gate used for Quantum-Dot Cellular Automata (QCA) to Create a Revolution in Nanotechnology Structure

Radhouane Laajimi  
High Institute of Technological Studies of Sousse (ISET),  
4023 Sousse Erriadh, Tunisia  
Higher Institute of Applied Sciences and Technology of Sousse (ISSAT), University of Sousse, Tunisia

Ali Ajimi  
High Institute of Technological Studies of Sousse (ISET),  
4023 Sousse Erriadh, Tunisia

Lamjed Touil  
High Institute of Technological Studies of Sousse (ISET),  
4023 Sousse Erriadh, Tunisia

Networked Objects Control Communications Systems Laboratory, University of Sousse, Tunisia

Ali Newaz Bahar  
Department of Information and Communication Technology, Mawlana Bhashani Science and Technology University, Tangail, Bangladesh

Abstract—Novel digital technologies always lead to high density and very low power consumption. One of these concepts is Quantum-dot Cellular Automata (QCA), which is one of the new emerging nanotechnology-based on Coulomb repulsion. This article presents three architectures of logical “XOR” gate, a novel structure of two inputs “XOR” gate, which is used as a module to implement four inputs “XOR” gate and eight inputs “XOR” gate using QCA technique. The two inputs, four inputs, and eight inputs QCA “XOR” gate architectures are built using 10, 35, and 90 Cells on 0.008 µm², 0.036 µm² and 0.114 µm² of areas, respectively. The proposed “XOR” gate structure provides an improvement in terms of circuit complexity, area, latency and type of cross wiring compared to other previous architectures. These proposed architectures of “XOR” gate are evaluated and simulated using the QCA Designer tool version 2.0.3.

Keywords—QCA exclusive-OR; XOR gate; quantum-dot cellular automata (QCA); nanotechnology; majority gate; unique structure; QCA designer

I. INTRODUCTION

Nowadays, the enormous increase in the number of transistors in a single chip, furthermore the reduction of the size of the transistors is an essential challenge for the design of the integrated circuits and in the VLSI technology. The problem is that in this CMOS technology, the size reduction of the transistors is limited and almost impossible beyond 10 nm since it can introduce the abnormal quantum behaviour at the nanometric scale [1]-[3].

In order to overcome this problem, and to obtain high density, the speed with low power consumption Craig Lent and al introduced a new paradigm of the architecture of calculation. This paradigm arises from a series of developments carried out in the years 1980, on the study of systems to a low emerging number of electrons of new capacities in epitaxy allowing the manufacture of gas 2D of electrons by GaAs/AlGaAs. This paradigm is quantum-dot cellular automata (QCA) technology [2], [4].

A number of advantages stem from this new technology. The first is the use of the fundamental states of elementary cells to encode information (Computing with the ground state). As in CMOS technology, maintaining the ground state requires no external energy input, and is relatively stable. This stability of the ground state can, therefore, be used as memory since once prepared, the cell remains in principle in the ground state indefinitely.

A second advantage is that the communication between adjacent cells made by Coulomb repulsion. Inside the automaton, it is not the loads, but the information itself that moves. This eliminates the need to individually control each of the internal elementary cells. This also implies that the energy is supplied to the elementary input cells only and the system, being no longer in its fundamental state, relaxes to the latter. Then the result can be read out. This operation allows a minimum of energy to perform the calculations and minimizes the connections to the cells inside the QCA. Considering that a QCA is composed of only a few input bits for several tens of internal cells, the energy efficiency of a device of this type becomes substantial. QCA technology also has the most advantages in terms of density (10¹² devices/cm²), frequency or speed (Range of Terahertz) and especially in terms of energy dissipation (100 W/cm²). At this last term, several works have been carried out on the calculation of the dissipation in various operating regimes.

This QCA technology composed of an array of cells, in each one there are four several quantum dots at the corner of a square. Because of the Coulomb interaction, electrons can only occupy two “diametrically” opposed quantum dots. These two states or polarizations correspond to the electrons positioned on the diagonals square. When the electrons are in the lower corners left and higher right, polarization is defined...
as P=+1 and in the diagonal opposed, it is P=−1. It is also possible to carry out planar crossings in using a turned version of 45° of a cell as shown in Fig. 1.

Assuming that the quantum dots at the corners of 1 to 4 (in order), we deduce that the electrons can only occupy points 1 and 3 (or 2 and 4). This is why each cell has a bistable behaviour which can facilitate its use in cellular networks on a very large scale. By taking advantage of the physical interaction between the neighbouring cells, it is then possible to implement various logical functions. The two great advantages of QCA technology is characterized by an interaction between purely Coulombic cells, and between these cells, there is no charge transport [5].

The information (logic 0 or logic 1) can propagate from input to the output of the QCA cell only by taking advantage of the force of repulsion as shown in Fig. 2.

Fig. 1. Different polarizations of the quantum.

Input:0 Output:1

Fig. 3. QCA representation of inverter gate.

Logic 0

Fig. 2. Different operations of a QCA wire propagation with logic 0 and logic 1.

Logic 1

The MV gate can behave as gate AND or gate OR logic depending on the majority logic value of its inputs. The logic function of the MV is given by this equation:

Output = A.B + B.C + C.A

(1)

Where, A, B, and C are the inputs of the majority voter (MV).

If one of the inputs of MV is fixed to 1 OR gate will be formed and the output will be expressed as:

Output = A+B when C=1

(2)

If one of the inputs of MV is fixed to 0 AND gate will be formed and the output will be expressed as:

Output = A.B when C=0

(3)

One of the approaches that have been proposed to make a calculation with a set of QCA cells is to apply a suitable voltage to a cell or clock [6], [7]. This involves adjusting the tunnel barriers between quantum dots in order to make the transfer of electrons from one point to another.

According to Fig. 5, each QCA cell is clocked by a clock system composed in general of four phases which are:

Switch phase: In this phase, the cells start without polarization and with low potential obstacles, while its obstacles have been raised during this phase.
1) Holding phase: In this phase the barriers are high.
2) Release phase: In this phase, the barriers are lowered.
3) Relaxation phase: In this phase, the barriers remain lowered as the previous phase. But they keep the cells in a non-polarized state.

In a clocking zone, the schema of the interdot barriers is presented in Fig. 6.

Based on the position of the potential barrier, the arrays of QCA cells in each phase have different polarizations. There are four phases; every phase has its own polarizations as shown in Table 1.

The rest of this paper is organized as follows: first, we describe the background of logical “XOR” gate or Exclusive OR gate with QCA technology. In the next, we describe different proposed 2-input, 4-input and 8-input of QCA “XOR” gate architectures with simulations results. In section IV the proposed QCA “XOR” gate architectures are evaluated and analysed. Finally, the conclusion appears in Section V.

II. BACKGROUND OF LOGICAL “XOR” GATE OR EXCLUSIVE OR GATE

In this section, a description of a digital circuit called “XOR” gate is presented. It is an important digital circuit which is used in many different types of computational circuits such as Arithmetic logic circuits, Multiplexer, Full adder, Comparators and Error detection circuits.

An Exclusive “OR” gate or “XOR” gate is a digital logic gate composed of more inputs and only one output as shown in Fig. 7.

The output of a “XOR” gate is obtained true only if one of its inputs is true. When both of a “XOR” gate’s inputs are false, or if both of its inputs are true, the output of a “XOR” gate is obtained false.

In order to design two inputs XOR gate, different architectures are proposed, but most of the researcher’s designers are based on three stages: “AND” stage, “NAND” stage and “OR” stage. Where, “a” and “b” are the inputs, “Out” is the output signal as shown in Fig. 8.

The recent previous structures of two inputs QCA “XOR” gate design are shown in Fig. 9. In [8] M.T. Niemier has designed a QCA “XOR” gate consists of 60 cells, 0.09 μm² area, 5 gate count and 1.5 clock zone latency as shown in Fig. 9(a). This architecture has an important number of cells and provides a large area. In order to overcome these problems, S. Hashemi et al. [9] proposed a new 2-input QCA “XOR” gate shown in with Fig. 9(b), with only 54 cells, 5 gate count, 0.08 μm² area and 2 clock zone latency. In order to decrease the number of cells, another structure is proposed by Chabi and al [10] which consists of 29 cells, 4 gate count, 0.03 μm² area and 0.75 clock zone latency as shown in Fig. 9(c). Fig. 9(d) shows another design proposed to reduce the area of the QCA “XOR” gate by G. Singh et al. [11], using two inverters, three inputs, and five inputs majority gate, with 28 cells, an area of 0.02 μm², 28 gate count and 0.75 clock zone latency.

According to Fig. 9(e) and (f), A.N. Bahar et al. [12] with A. Chabi et al. [13] have reduced the number of cells until 12 cells and 14 cells, using respectively 0.0116 μm² and 0.01 μm² area, at the same clock zones latency of 0.5.

![Fig. 5. Four phases of QCA clock zones.](image5)

![Fig. 6. Schematic of Interdot barriers in a clocking zone.](image6)

<table>
<thead>
<tr>
<th>Clock Phase</th>
<th>Potential Barrier</th>
<th>Polarization state of the Cells</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hold</td>
<td>Held High</td>
<td>Polarized</td>
</tr>
<tr>
<td>Switch</td>
<td>Low to High</td>
<td>Polarized</td>
</tr>
<tr>
<td>Relax</td>
<td>Low</td>
<td>Unpolarized</td>
</tr>
<tr>
<td>Release</td>
<td>Lowered</td>
<td>Unpolarized</td>
</tr>
</tbody>
</table>
Fig. 9. The structure of two inputs “XOR” gate, (a) in [8]; (b) in [9]; (c) in [10]; (d) in [11]; (e) in [12]; (f) in [13].
III. DIFFERENT ARCHITECTURES OF DIGITAL “XOR” GATE WITH QCA IMPLEMENTATION

A. Proposed Architecture of 2-Input Digital “XOR” Gate

The 2-input logical “XOR” gate is a hybrid circuit where its output combining between Inverter gate, “OR” gate, “AND” gate. The schematic of a simple digital “XOR” gate is presented in Fig. 10. This circuit has two inputs: “a” and “b”, and one output “Out”.

The truth table of this two-input “Exclusive-OR” gate is shown in Table 2.

From this table, it can be deduced that when “a” and “b” are different, the output “Out” is equal to “1”, and when “a” and “b” are equal, the output “Out” is equal to “0”. Hence the output “Out” of the “exclusive-OR” ("XOR") gate performs the following logic operation:

\[ \text{Out} = a \oplus b = \overline{a} \cdot b + a \cdot \overline{b} \] (4)

In this paper, a novel design of two-input “Exclusive-OR” using QCA implementation gate is proposed. It is defined by a small number of cells and high density. Then a new design of 4 inputs and 8 inputs logical “XOR” gate are designed by using the proposed architecture of 2-input digital “XOR” gate.

This novel design of two-input “XOR” gate is composed of two inputs “a”, “b”, and one fixed logic “0”, with one output “Out”. The structure and the QCA layout of the proposed QCA are shown in Fig. 11.

The simulation results of the proposed 2-input logical “XOR” gate are presented in Fig. 12. Two waveforms with different frequencies and colours are applied to the inputs (a, and b: represented by blue colour signals), the clock0 (represented by a red colour signal) and one waveform for the digital “XOR” gate outputs (Out: represented by a yellow colour signal). From Fig. 12, it can be deduced the latency of one a clock of the novel proposed “XOR” gate constituted by only 10 cells with an area of 0.008 µm².

![Fig. 10. Schematic of 2-input “XOR” gate.](image)

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>Out</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Fig. 10. Schematic of 2-input “XOR” gate.

Table II. Truth Table of 2-input “XOR” Gate

B. Proposed Architecture of 4-Input Digital “XOR” Gate

The 4-input logical “XOR” gate is a combination between two elements of 2-input logical “XOR” gate. The schematic of this digital “XOR” gate is presented in Fig. 13. This circuit has four inputs: “a”, “b”, “c”, “d”, and one output “Out”.

The truth table of this four-input “Exclusive-OR” gate is shown in Table 3.
From this table, it can be deduced that when the number of the input “1” is unimpaired, the output “Out” is equal to “1”. In the case of the number of the input “1” is a pair, the output “Out” is equal to “0”. Hence the output “Out” of the “exclusive-OR” ("XOR") gate can determine the parity and given by the following logic operation:

\[
Out = a \oplus b \oplus c \oplus d
\]  
(5)

A proposed architecture of 4-input “XOR” gate based on three blocks of 2-input "XOR" gate is composed of four inputs “a”, “b”, “c”, “d", and three fixed logic “0", with one output “Out”. The structure and the QCA layout of the proposed 4-input “XOR” gate are shown in Fig. 14.

According to Fig. 15, the simulation results of the proposed 4-input logical “XOR” gate are presented. Four waveforms with different frequencies and colors are applied to the inputs (a, b, c, and d: represented by blue color signals), the clock0 (red color signal) and one waveform for the digital 4-input “XOR” gate outputs (Out: yellow color signal). It can be interpreted that this “XOR” circuit is composed of 35 cells, the latency of six a clock, with an area of 0.036 µm².
C. Proposed Architecture of 8-Input Digital “XOR” Gate

The 8-input logical “XOR” gate is combined from two elements of 4-input logical “XOR” gate or four elements of 2-input logical “XOR” gate. The schematic of this 8-input “XOR” gate is constructed of eight-input: “a”, “b”, “c”, “d”, “e”, “f”, “g”, “h”, and one output “Out” as shown in Fig. 16.

The truth table of this eight-input “XOR” gate is shown in Table 4.

![Fig. 16. Schematic of 8-input “XOR” gate.](image)

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
<th>Out</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

From this table, from the number of the inputs “1” is a pair or impair, the parity can be determined by the output. When “Out” = 1, the number of the inputs “1” is a pair, and when “Out” = 0, the number of the inputs “1” is impaired. Hence the output of 8-input “XOR” gate can be expressed as:

\[
Out = a \oplus b \oplus c \oplus d \oplus e \oplus f \oplus g \oplus h
\]  

(6)

A proposed structure of digital 8-input “XOR” gate based on seven block of 2-input “XOR” gate is composed of eight inputs “a”, “b”, “c”, “d”, “e”, “f”, “g”, “h”, and seven fixed logic “0”, with one output “Out”. The architecture and the QCA layout of the proposed 8-input “XOR” gate are presented in Fig. 17.

![Fig. 17. The architecture of 8-input “XOR” gate, (a) Schematic; (b) QCA layout.](image)

![Fig. 18. The simulation result of the novel architecture of 8-input logical “XOR” gate.](image)

The simulation results of the proposed 8-input logical “XOR” gate are presented in Fig. 18. Eight waveforms with different frequencies and colours are applied to the inputs (a, b, c, d, e, f, g, and h: represented by blue color signals), the clock0 (CLK0: red colour signal) and one waveform for the 8-input digital “XOR” gate output (Out: yellow colour signal). From Fig. 18, the latency of 96 a clock is achieved by the proposed 8-input logical “XOR” gate, which is constituted of 90 cells with an area of 0.114 µm².
IV. ANALYSIS AND EVALUATION

The comparison between the proposed 2-input digital “XOR” gate to the others architectures is given in Table 5. In this table complexity is given by the number of required cells, latency is given by the number of required clock zones, the area is given by \( \mu \text{m}^2 \), cell size is given by (nm) and Cross-over is either coplanar or multilayer or not required. Based on the proposed of 2-input digital “XOR” gate shown in Fig. 11, simulations results in Fig. 12 and comparative results in Table 5, the presented “XOR” gate has an improvement result in term of Complexity, and area compared with other architectures [8]-[13].

<table>
<thead>
<tr>
<th>Structure</th>
<th>Gate count</th>
<th>Area ((\mu \text{m}^2))</th>
<th>Complexity</th>
<th>Latency (clock)</th>
<th>Cross-over type</th>
<th>Cell size (nm × nm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[8]</td>
<td>5</td>
<td>0.09</td>
<td>60</td>
<td>1.5</td>
<td>Coplanar (rotated cells)</td>
<td>18 × 18</td>
</tr>
<tr>
<td>[9]</td>
<td>5</td>
<td>0.08</td>
<td>54</td>
<td>1.5</td>
<td>Coplanar (rotated cells)</td>
<td>18 × 18</td>
</tr>
<tr>
<td>[10]</td>
<td>4</td>
<td>0.03</td>
<td>29</td>
<td>0.75</td>
<td>Not required</td>
<td>18 × 18</td>
</tr>
<tr>
<td>[14]</td>
<td>3</td>
<td>0.06</td>
<td>67</td>
<td>1.25</td>
<td>Coplanar</td>
<td>18 × 18</td>
</tr>
<tr>
<td>[15]</td>
<td>3</td>
<td>0.02</td>
<td>32</td>
<td>1</td>
<td>Not required</td>
<td>18 × 18</td>
</tr>
<tr>
<td>[11]</td>
<td>-</td>
<td>0.02</td>
<td>28</td>
<td>0.75</td>
<td>Coplanar</td>
<td>18 × 18</td>
</tr>
<tr>
<td>[12]</td>
<td>1</td>
<td>0.0116</td>
<td>12</td>
<td>0.5</td>
<td>Not required</td>
<td>18 × 18</td>
</tr>
<tr>
<td>[13]</td>
<td>-</td>
<td>0.01</td>
<td>14</td>
<td>0.5</td>
<td>Not required</td>
<td>18 × 18</td>
</tr>
<tr>
<td>The proposed</td>
<td>-</td>
<td>0.008</td>
<td>10</td>
<td>1</td>
<td>Coplanar</td>
<td>18 × 18</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Structure</th>
<th>Gate count</th>
<th>Area ((\mu \text{m}^2))</th>
<th>Complexity</th>
<th>Latency (clock)</th>
<th>Cross-over type</th>
<th>Cell size (nm × nm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[10]</td>
<td>12</td>
<td>0.19</td>
<td>106</td>
<td>1.75</td>
<td>Not required</td>
<td>18 × 18</td>
</tr>
<tr>
<td>[14]</td>
<td>9</td>
<td>0.2</td>
<td>188</td>
<td>2.25</td>
<td>Not required</td>
<td>18 × 18</td>
</tr>
<tr>
<td>[15]</td>
<td>9</td>
<td>0.11</td>
<td>98</td>
<td>2</td>
<td>Not required</td>
<td>18 × 18</td>
</tr>
<tr>
<td>[11]</td>
<td>-</td>
<td>0.1</td>
<td>87</td>
<td>1.75</td>
<td>Not required</td>
<td>18 × 18</td>
</tr>
<tr>
<td>The proposed</td>
<td>-</td>
<td>0.036</td>
<td>35</td>
<td>6</td>
<td>Coplanar</td>
<td>18 × 18</td>
</tr>
</tbody>
</table>

V. CONCLUSION

This paper presented a novel and unique design of 2-input digital “XOR” gate in the QCA technology. This approach can achieve and implement 4-input and 8-input logical “XOR” gate by using the coplanar crossbar technique. The simulations results are achieved by QCA Designer version 2.0.3. From these simulations, the proposed QCA multiplexer structure provides an improvement in terms of circuit complexity (10 cells), area (0.008 \( \mu \text{m}^2 \)) and latency (1 clock) in comparison to other previous QCA multiplexer structures [8]-[13]. Different structures of 4-input and 8-input digital “XOR” gate are implemented from this 2-input digital “XOR” gate. These different digital “XOR” gates have the capability to be using in parity checking, detection and correction operations in the receiver and sender units. In addition, this architecture of “XOR” gate plays an important role in arithmetic and logical unit (ALU) of a processor. In the current proposed work, we have optimized the number of QCA cellule and reduced the wire-crossings. Further, this work may be extended to design other reversible QCA gates.

REFERENCES