Area and Energy Efficient Viterbi Accelerator for Embedded Processor Datapaths

Abdul Rehman Buzdar*, Liguo Sun*, Muhammad Waqar Azhar‡, Muhammad Imran Khan†§, Rao Kashif‡

*Department of Electronic Engineering and Information Science
†Micro/Nano Electronic System Integration R & D Center (MESIC)
‡Department of Computer Science and Engineering, Chalmers University of Technology, Gothenburg, Sweden
§Department of Electronics Engineering, University of Engineering and Technology Taxila, Pakistan

Abstract—Viterbi algorithm is widely used in communication systems to efficiently decode the convolutional codes. This algorithm is used in many applications including cellular and satellite communication systems. Moreover, Serializer-deserializer (SERDESs) having critical latency constraint also use viterbi algorithm for hardware implementation. We present the integration of a mixed hardware/software viterbi accelerator unit with an embedded processor datapath to enhance the processor performance in terms of execution time and energy efficiency. Later we investigate the performance of viterbi embedded embedded processor datapath in terms of execution time and energy efficiency. Our evaluation shows that the viterbi accelerated Microblaze soft-core embedded processor datapath is three times more cycle and energy efficient than a datapath lacking a viterbi accelerator unit. This acceleration is achieved at the cost of some area overhead.

Keywords—Viterbi decoder; Codesign; FPGA; MicroBlaze; Embedded Processor

I. INTRODUCTION

Channel coding is used in wireless communication systems for reliable data transfer over noise prone communication channels. Various forward error correction (FEC) schemes e.g. Low-density parity-check (LDPC), Reed Solomon, Viterbi and Turbo codes are used to meet the growing need to improve the spectrum efficiency [1], [2], [3], [4], [5]. In FEC schemes the encoding of data is done using convolutional encoding and at the receiver end the decoding process is done by viterbi or turbo decoders [21-31]. The viterbi decoder is suitable in wireless communication systems in which the transmitted signals are corrupted by additive white Gaussian noise [6].

The decoding process in FEC schemes is computationally intensive and power hungry. The hand held devices are battery powered, so they must be energy efficient. The customized hardware implementation of these FEC decoders are performance and power efficient but lacks flexibility. As the wireless standards evolve with time, so the hardware needs to be flexible. The viterbi decoder can be implemented in software and executed on an embedded processor but it will require a lot of clock cycles. The viterbi decoder can be implemented more efficiently in dedicated hardware which will require few clock cycles at the cost of flexibility. The high speed communication systems today requires fast data rates which can only be delivered using dedicated hardware solutions.

Different hardware modules like USB, Ethernet, TCP/IP, CRC and CAN protocol are included in modern embedded processors [7], [8], [9] to speedup certain parts of application in areas like signal processing, communication and control systems. This provides effective use of viterbi accelerator in programming systems where a series of viterbi decoding is required to be computed.

II. CONVOLUTIONAL ENCODING AND VITERBI DECODING

Convolutional encoding of data is implemented with a shift register having $K-1$ memory elements and cascaded network of exclusive-or gates. Here $K$ is the constraint length and having $2^{K+1}$ encoder states. The shift register is a chain of flip-flops and the output of $n$th flip-flop goes as input into the $(n+1)$th flip-flop. The data in the registers is shifted to the next register and the value in the last register gets discarded. The combinational logic consisting of exclusive-or gates is used to perform modulo-2 addition. The encoder outputs $n$ symbols using generator polynomials and values in the shift register. Fig. 1 shows a convolutional encoder for $K = 3$, $R = 1/2$ and generator polynomials $G_1 = (1, 1, 1)$ and $G_2 = (1, 0, 1)$. The code rate is the ratio of the number of input bits to the number of output bits $(R = m/n)$. The reason for the convolutional codes being efficient compared to block codes is the fact that every input bit has an impact on $K$ successive output symbols [10]. The value of $K$ is directly proportional to the code complexity and error correction capability. The decoder complexity and memory requirements increases with increasing $K$.

![Figure 1: Convolutional Encoder general architecture.](image-url)

Trellis diagram is used to visualize the state transitions of an encoder, as shown in Fig. 2. The black lines represent input bit 0 and the dotted lines represent input bit 1. The trellis path of input sequence is represented by the red lines. The basic concept is that the valid path through trellis diagram is
generated by the sequence of input bits from left to right. The viterbi decoder is able to find the valid path on trellis which is closest match when some transmission error occurs [11]. In start the reset state of encoder is “00”. If the input is 0 the encoder state will become 00 as shown by the black line. The encoder will transmit 00 as output. The viterbi decoder reconstructs the valid input bit. If the input bit is 1 the decoder goes to state “10” and “11” is transmitted.

Figure 2: Trellis diagram.

The main concept of viterbi decoder is mapping received symbols to most likely valid sequence. The decoding process consist of following steps.

1) Branch Metric Unit: In this step difference is calculated between received symbol and every possible encoder output combinations. In hard decision decoder the difference is the Hamming distance and in case of soft decision decoder the Euclidean distance is used. There can be $2^K$ output combinations for an encoder with $2^{k+1}$ states and 0 or 1 as input bit.

2) Path Metric Unit: This step is very computationally intensive. It performs add compare select (ACS) operation on branch metric which comes from previous step to calculate path metric which is accumulated distance. The branch having biggest accumulated distance gets discarded.

3) Trace Back Unit: In trace back unit accumulated column error metrics are traced back beginning from the last smallest metric value. The next step in trace back unit is finding previous two possible states and the state with smallest entry is picked. They are stored in survivor state table. These steps are continued until metric table’s first column is reached. The survivor table state transitions are used to recreate original message in the last step of the viterbi decoding process.

The decoder output table size is $2^{K+1}.b.n$ bits. Where as the size of metric table is $2^{k-1}.b.(5k+1)$ bits. Here $b$ represent number of bits of every entry in metric table. Implementing viterbi decoder in a memory efficient way is a challenging task. For every symbol output table’s each entry is accessed once. During decoding process the output table is accessed $2^k$ times and every entry of metric table is accessed two times for each symbol. The calculation of one entry of the metric table requires two distance calculations and one ACS operation. To calculate one metric table column for each received symbol $2^{k-1}$ ACS operations and $2^k$ distance calculations are needed. This process is done for every symbol.

III. VITERBI ACCELERATOR UNIT

The aim of this paper is to design and integrate a viterbi accelerator unit with Microblaze soft-core processor datapath. To enhance the processor performance in terms of execution time and energy efficiency. The integration of accelerator will have an impact on the performance of processor. So the accelerator unit should be area, timing and power efficient.

A. Initial Viterbi Decoder

The initial viterbi decoder consist of one ACS unit and one hamming distance calculation unit. For every ACS operation hamming distance unit is used twice sequentially. The control unit is implemented as a state machine. The initial viterbi decoder is shown in Fig. 4. Fig. 3 shows the impact of increasing constraint length $K$. Here $b$ represents each metric table entry bits and $n$ represent number of output bits. This initial implementation of viterbi decoder with different constraint lengths was synthesized on 7vx485tffg1157-3 Virtex-7 FPGA device which is based on a 28nm technology. Fig. 7 shows the area of implementation for three different constraint lengths. As can be seen the area of decoder increases exponentially with increasing constraint length $K$. It is observed that major portion of decoder area is consumed by metric table.

Figure 3: Metric Table memory size variation.

A. Initial Viterbi Decoder

The initial viterbi decoder consist of one ACS unit and one hamming distance calculation unit. For every ACS operation hamming distance unit is used twice sequentially. The control unit is implemented as a state machine. The initial viterbi decoder is shown in Fig. 4. Fig. 3 shows the impact of increasing constraint length $K$. Here $b$ represents each metric table entry bits and $n$ represent number of output bits. This initial implementation of viterbi decoder with different constraint lengths was synthesized on 7vx485tffg1157-3 Virtex-7 FPGA device which is based on a 28nm technology. Fig. 7 shows the area of implementation for three different constraint lengths. As can be seen the area of decoder increases exponentially with increasing constraint length $K$. It is observed that major portion of decoder area is consumed by metric table.

Figure 4: Initial Viterbi decoder architecture.
B. Mixed HW/SW Viterbi Accelerator

The mixed hardware/software approach helps to achieve a good balance between flexibility and performance. We intend to implement the portion of viterbi code in part of accelerator which is computational and memory intensive. The remaining portion of the code which is not frequently executed will be handled by the processor. The decision to define a suitable boundary between hardware and software in designing accelerator-centric heterogeneous systems is a challenging task. Based on the analysis done in the previous section we have made the following conclusions:

- The branch metric and path metric are computational intensive calculations and repeating steps.
- Output table is initialized once.
- After the computation of complete metric table, Traceback is needed once.
- Output table and previous column of metric table is needed for the computation of new column.

Based on these observations we intend to perform branch metric and path metric calculations in hardware part of mixed hardware/software viterbi accelerator. The output table and traceback computations are done in software and executed on the Microblaze soft-core processor. As the metric table is very computation-intensive and its parallelism can be exploited in hardware implementation. The last metric table column is important for the computation of next column that is why they are stored in the local memory of hardware accelerator. The full metric table is kept in main memory of processor which is needed for trace-back operation. Fig. 8 shows the mixed Hardware/Software viterbi decoder having four computational blocks. Every computational block has one ACS unit and two Euclidian distance computation units for increasing the throughput. This viterbi accelerator is capable to support any

<table>
<thead>
<tr>
<th>Table I: Synthesis Results of Viterbi Accelerator</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power</td>
</tr>
<tr>
<td>Max Freq</td>
</tr>
<tr>
<td>Latency</td>
</tr>
<tr>
<td>Slice Registers</td>
</tr>
<tr>
<td>Slice LUTs</td>
</tr>
<tr>
<td>Occupied Slices</td>
</tr>
</tbody>
</table>
constraint length $K$. The full metric table computations are performed in hardware when applications constraint length is less than or equal to viterbi accelerator constraint length. Fig. 5 shows flow chart for viterbi decoding in Full mode. Whereas in situations in which the constraint length of applications is greater than viterbi hardware accelerator constraint length and accelerator memory is not enough then Sub-State mode is used. In this mode metric table value is received from the MicroBlaze processor register file. Fig. 6 shows the flow chart for the steps performed in Sub-State mode by the mixed Hardware/Software viterbi decoder. The gray boxes in Fig. 5 and Fig. 6 represent part of the code that is executed in software, whereas the transparent boxes show the steps done in hardware accelerator.

IV. INTEGRATION OF VITERBI ACCELERATOR UNIT WITH MICROBLAZE PROCESSOR

We have implemented the viterbi accelerator unit in VHDL hardware description language and verified it using Xilinx ISE design suit [12]. We used Xilinx Spartan-6 FPGA SP605 Evaluation Kit [14] and Xilinx Embedded Development Kit (EDK) [12] for the implementation. Xilinx Microblaze soft-core processor [13] was used to run the software implementation of viterbi decoder. The Hardware/Software co-design is a well established technique which improves the performance of the system [16-20]. There are two ways to integrate a hardware accelerator core into a MicroBlaze-based embedded soft processor system. One way is to connect the accelerator through the Processor Local Bus (PLB). The second way is to connect it using MicroBlaze dedicated Fast Simplex Link (FSL) bus system [15]. First PLB was tried but it was taking a lot of cycles. Because it is a traditional memory mapped transaction bus. Then it was decided to integrate our viterbi accelerator unit using a dedicated FIFO style FSL Bus with the MicroBlaze processor system, shown in Fig. 9.

Figure 7: Total area for different constraint lengths.

The software only C code for viterbi decoder was implemented and verified. Later this C code was executed on the MicroBlaze processor using Xilinx Software Development Kit (SDK) [12]. The cycle count for the complete software implementation of viterbi was measured using the XPS hardware timer block, shown in Table II. Fig. 10 and 11 shows the cycle count and energy dissipation of two Viterbi implementations, respectively.

The viterbi accelerator unit was attached with the Mi-
Table II: Cycle Count and Energy Dissipation at Clock Period 20ns

<table>
<thead>
<tr>
<th>Architecture</th>
<th>Cycles</th>
<th>Power (mW)</th>
<th>Energy* (µJ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Software Only</td>
<td>8312</td>
<td>178</td>
<td>29.590</td>
</tr>
<tr>
<td>Accelerated</td>
<td>2518</td>
<td>185</td>
<td>9.3166</td>
</tr>
</tbody>
</table>

*: Energy = #cycles × clock period × power.

croblaze processor system via FSL bus using Xilinx Platform Studio (XPS) [12]. The software part of viterbi accelerator unit was implemented in C programming with Xilinx SDK. The predefined C functions of SDK were used to communicate with hardware part of viterbi accelerator unit via FSL bus. Our evaluation shows that an accelerated MicroBlaze processor datapath is three times more cycle and energy efficient than a datapath lacking viterbi accelerator. This acceleration is achieved at some area overhead.

V. CONCLUSION

In this paper, we have designed a mixed hardware/software viterbi accelerator unit using VHDL. We have integrated the viterbi accelerator unit with the Microblaze soft-core processor system using FSL Bus to enhance the processor performance in terms execution time and energy efficiency. We used Xilinx Spartan-6 FPGA Evaluation Kit and Xilinx Embedded Development Kit (EDK) for the implementation. We have shown that a viterbi accelerated Microblaze embedded processor datapath is three times more cycle and energy efficient that a datapath lacking a viterbi accelerator. This acceleration is achieved at the cost of some area overhead.

ACKNOWLEDGMENT

This work is partially supported by the Chinese Academy of Sciences and The World Academy of Sciences CAS-TWAS President’s Fellowship 2013-2017.

REFERENCES


