Copyright Statement: This is an open access article licensed under a Creative Commons Attribution 4.0 International License, which permits unrestricted use, distribution, and reproduction in any medium, even commercially as long as the original work is properly cited.
Digital Object Identifier (DOI) : 10.14569/IJACSA.2011.020202
Article Published in International Journal of Advanced Computer Science and Applications(IJACSA), Volume 2 Issue 2, 2011.
Abstract: The SpaceWire is a standard for high-speed links and networks used onboard spacecrafts, designed by the ESA, and widely used on many space missions by multiple space agencies. SpaceWire has shown a great flexibility by giving the space missions a wide range of possible configurations and topologies. Nevertheless, each topology presents its own set of tradeoffs such as hardware limitations, speed performance, power consumption, costs of implementation, etc. In order to compensate these drawbacks and increase the efficiency of the SpaceWire networks, many solutions are being considered. One of these solutions is the Network on Chip or NoC configuration which resolves many of these drawbacks by reducing the complexity of designing with a regular architecture improving speed, power, and reliability and guaranteeing a controlled structure. This paper presents the main steps for building Network on Chip based on the SpaceWire protocol. It describes the internal structure, the functioning and the communication mechanism of the Network’s Nodes. It also exposes the software development and the validation strategy, and discusses the tests and results conducted on the adopted NoC topologies.
Sami HACHED, Mohamed GRAJA and Slim BEN SAOUD, “Design and Implementation of NoC architectures based on the SpaceWire protocol” International Journal of Advanced Computer Science and Applications(IJACSA), 2(2), 2011. http://dx.doi.org/10.14569/IJACSA.2011.020202