Copyright Statement: This is an open access article licensed under a Creative Commons Attribution 4.0 International License, which permits unrestricted use, distribution, and reproduction in any medium, even commercially as long as the original work is properly cited.
Digital Object Identifier (DOI) : 10.14569/IJACSA.2011.020720
Article Published in International Journal of Advanced Computer Science and Applications(IJACSA), Volume 2 Issue 7, 2011.
Abstract: Viterbi Decoders are employed in digital wireless communication systems to decode the convolution codes which are the forward correction codes. These decoders are quite complex and dissipate large amount of power. With the proliferation of battery powered devices such as cellular phones and laptop computers, power dissipation, along with speed and area, is a major concern in VLSI design. In this paper, a low power and high speed viterbi decoder has been designed. The proposed design has been designed using Matlab, synthesized using Xilinx Synthesis Tool and implemented on Xilinx Virtex-II Pro based XC2vpx30 FPGA device. The results show that the proposed design can operate at an estimated frequency of 62.6 MHz by consuming fewer resources on target device.
Swati Gupta and Rajesh mehra, “Reconfigurable Efficient Design of Viterbi Decoder for Wireless Communication Systems” International Journal of Advanced Computer Science and Applications(IJACSA), 2(7), 2011. http://dx.doi.org/10.14569/IJACSA.2011.020720