A Reduced Switch Voltage Stress Class E Power Amplifier Using Harmonic Control Network

Ali Reza Zirak Laser & Optics Research School, NSTRI, Tehran, Iran

Abstract—In this paper, a harmonic control network (HCN) is presented to reduce the voltage stress (maximum MOSFET voltage) of the class E power amplifier (PA). Effects of the HCN on the amplifier specifications are investigated. The results show that the proposed HCN affects several specifications of the amplifier, such as drain voltage, switch current, output power capability (C_p factor), and drain impedance. The output power capability of the presented amplifier is also improved, compared with the conventional class E structure. High-voltage stress limits the design specifications of the desired amplifier. Therefore, several limitations can be removed with the reduced switch voltage. According to the results, the maximum drain voltage for the presented amplifier is reduced and subsequently, the output power capability is increased about 25% using the presented structure. Zero-voltage switching condition (ZVS) and zerovoltage derivative switching condition (ZVDS) are assumed in the design procedure. These two conditions are essential for high efficiency achievement in various classes of switching amplifiers. A class E PA with operating frequency of 1 MHz is designed and simulated using advanced design system (ADS) and PSpice software. The theory and simulated results are in good agreement.

Keywords—class E power amplifier; harmonic control network (HCN); MOSFET drain Impedance; ZVS and ZVDS conditions

I. INTRODUCTION

The main blocks in many communication systems are power amplifiers. Power amplifiers are high-consumption elements, and so, their efficiency is an important factor in the design procedure [1-3]. Class E power amplifiers are very interesting for communication systems due to their high efficiency. Class E amplifiers are also called DC-AC inverters, which are further divided into two main types: the ZVS power amplifiers and the zero current switching (ZCS) power amplifiers. Both ZVS/ZVDS conditions must be considered in the nominal operation of ZVS type amplifiers, while in subnominal operation only ZVS condition is considered. The ZVS type class E PA with nominal operation is studied in this paper. Several researches have been mentioned ZVS and ZVDS conditions as essential conditions to obtain high efficiency in high frequencies [4-6].

Recently, extra parameters have been assumed in some approaches to add one degree of freedom to class E PA design. For example, the shunt intrinsic capacitance (C_{ds}) of the MOSFET is considered nonlinear, and the grading coefficient is taken into account as a new parameter in class E amplifier

Sobhan Roshani

Department of Electrical Engineering, Kermanshah Branch, Islamic Azad University, Kermanshah, Iran

design [7-8]. Besides, input voltage duty cycle is considered to analyse the class E PA in [9-11]. Varying input voltage duty cycle leads to change in the class E PA specifications. Also, recent approaches have introduced several structures with improved MOSFET voltage and current waveforms, such as inverse class E [12-14], class EF [15-17], and class DE power amplifiers [18-19]. Class DE amplifiers are introduced by adding two parallel capacitances to the switching MOSFETs. Class DE amplifiers have high efficiency, but their output power capability (C_p) is low. Inverse structure of class E is similar to typical structure, but has a dual circuit. ZCS and ZCDS (zero current derivative switching) conditions could be satisfied in Inverse type of class E PA. Combining the structures of class E and F PAs leads to class EF family amplifiers. Reduced switch (MOSFET) voltage or current could be achieved in this kind of amplifiers, according to the harmonics effects on the MOSFET voltage and current, while their efficiency is low, compared with the other switching classes. The ZVS and ZVDS conditions could also be satisfied in the class EF family amplifiers.

In comparison with the mentioned structures, the class E PA has high drain efficiency; however, its C_p factor is low. Therefore, increasing the C_p factor and decreasing the voltage stress in class E amplifier, are still subject to interest. In this paper, a harmonic control network (HCN) is designed and applied in the typical class E amplifier circuit to reduce the maximum value of the MOSFET voltage and also to improve the C_p factor of the amplifier.

The paper sections are summarized as follows. Sections II and III present the structure and specifications of the typical class E PA. Description of the presented HCN and C_p factor of the presented PA are described in Sections IV and V, respectively. Obtained results of the design examples are given in Section VI. Finally, the conclusions of the obtained results are presented in Section VII.

II. TYPICAL CLASS E PA STRUCTURE

The typical class E circuit is depicted Figure 1, which includes a transistor (MOSFET) as a switch, RF choke, series resonator, dc supply voltage (V_{dc}), and a parallel capacitance. The parallel capacitance (C_{sh}) in class E PA includes the MOSFET intrinsic capacitance (C_{ds}) and a shunt external capacitance. However, the external capacitance could be neglected to reach higher operating frequency.



Fig. 1. Typical class E circuit

The normalized MOSFET voltage (v_s/V_{dc}) and normalized MOSFET current (i_s/I_{dc}) waveforms of a typical class E structure are illustrated in Fig. 2. According to this figure, the maximum values of v_s/V_{dc} and i_s/I_{dc} for typical class E amplifier are 3.56 and 2.86, respectively. According to breakdown voltage constraints of the MOSFET, V_{dc} and subsequently the output power could not exceed from a specific value and this problem limits the design procedure. With reduced maximum switch voltage, more output power could be achieved, and the design process of the presented structure would be more flexible.



Fig. 2. v_s/V_{dc} and i_s/I_{dc} waveforms of the typical class E structure

III. DRAIN IMPEDANCE

In class E structure, the MOSFET plays the switch role in the circuit and threshold voltage (V_{th}) acts as a trigger for this switch. It means when the input voltage value is higher than V_{th} , the switch (MOSFET) is on, and the value of v_s is equal to zero. On the contrary, when the input voltage value is lower than V_{th} , the switch (MOSFET) is off, and the switch voltage can be calculated, according to the amplifier circuit. The obtained switch voltage waveform of class E amplifier depends on the drain impedance (Z_D) . According to Fig. 1, the value of Z_D , can be calculated as follows

$$Z_{D} = \frac{LCS^{2} + RCS + 1}{LCC_{sh}S^{3} + RCC_{sh}S^{2} + (C + C_{sh})S}.$$
 (1)

As can be seen in equation (1), the value of Z_D is a function of *L*, *C*, C_{sh} , *R*, loaded quality factor (*Q*) and frequency. From equation (1), the value of Z_D for the typical class E PA output structure could be achieved, which is depicted in Fig. 3. The drain impedance of the typical structure has a zero and a pole near the operating frequency.



Fig. 3. The value of Z_D for the typical class E output structure

In the circuit structure, high value of Q for the resonant circuit provides a pure sinusoidal voltage at v_o . The value of loaded quality factor could be written as

$$Q = \frac{\omega L}{R},\tag{2}$$

where ω is angular frequency. Effect of different values of Q on drain impedance is shown in Fig. 4. According to this figure, as the loaded quality factor increases, the zero and pole of the impedance become closer to operating frequency, and the ideal resonator will be achieved with a high value of Q.

IV. HARMONIC CONTROL NETWORK

As mentioned, the class E PA drain voltage depends on the drain impedance. It means the switch voltage can be reduced using harmonic control elements. A harmonic control network is designed and inserted in typical class E circuit to decrease the MOSFET voltage. The proposed HCN structure includes two resonator branches, as illustrated in Fig. 5. The circuit values of the designed circuit are tabulated in Table 1.



Fig. 4. Effect of Q on the typical class E PA drain impedance with and without shunt capacitance



Fig. 5. Proposed harmonic control network in the amplifier circuit

The impedance of the HCN could be written as

$$Z_{HCN} = \frac{L_{N1}L_{N2}C_{N1}C_{N2}S^{4} + (L_{N1}C_{N1} + L_{N2}C_{N2})S^{2} + 1}{C_{N1}C_{N2}(L_{N1} + L_{N2})S^{3} + (C_{N1} + C_{N2})S}.$$
(3)

The impedance of the HCN is illustrated in Fig. 6. There is a zero in the impedance of the presented HCN in the third harmonic of the operating frequency. According to Fig. 5, the drain impedance of the proposed amplifier is

$$Z'_{D} = Z_{HCN} \frac{LCS^{2} + RCS + 1}{F(S)}$$
(4)

where F(S) is defined as

$$F(S) = Z_{HCN} LCC_{sh} S^{3} + (LC + Z_{HCN} RCC_{sh}) S^{2} + (Z_{HCN} (C + C_{sh}) + RC) S + 1$$
(5)



Fig. 6. Impedance of the presented HCN



Fig. 7. Drain impedance of the presented amplifier using the proposed HCN

The drain impedance of the presented amplifier using the proposed HCN is shown in Fig. 7.

V. OUTPUT POWER CAPABILITY

To compare the output power of different amplifiers, the output power capability (c_P) factor is used. The c_P factor could be calculated as follows [20]

$$c_{P} = \frac{P_{o,\max}}{v_{s,\max}i_{s,\max}} = \frac{1}{\frac{v_{s,\max}}{V_{DC}}} \frac{i_{s,\max}}{I_{DC}}.$$
 (6)

As can be concluded from (6), the value of c_P is proportional to inverse values of $v_{s,max}/V_{dc}$ and $i_{s,max}/I_{dc}$. The value of c_P can be calculated for the typical class E PA, according to values of $v_{s,max}/V_{dc}$ and $i_{s,max}/I_{dc}$, which is 0.098.

VI. SIMULATION RESULTS AND DESIGN EXAMPLES

The presented amplifier is simulated at 1 MHz, using ADS and PSpice software. An IRF530 MOSFET transistor is applied as a switch in the designed class E circuit. The first design example is simulated using ADS software. A switch model with relevant parasitic elements is used in the ADS simulation to model the switching device. The MOSFET on resistance ($R_{DS(on)} = 0.16 \Omega$) is considered, according to the IRF530 MOSFET datasheet. To validate the ADS simulation results, the second design example is simulated using PSpice software. The circuit values and design parameters of two design examples are the same, except the load resistance. The small difference in the load resistance is due to the MOSFET parasitic elements, which were considered in the PSpice simulation. Parasitic resistances and capacitances of the MOSFET are considered in the PSpice model. The IRF530 level 3 PSpice model is used in this paper. Simulated results of the first and second design examples are shown in Fig. 8 and Table 2. According to the PSpice simulation results, the normalized maximum MOSFET voltage and MOSFET current of the presented PA have been achieved 2.76 and 2.95, respectively. Subsequently, from equation (6), the c_P factor for the presented PA can be obtained as 0.122. The c_P factors of different amplifiers are compared in Table 3. According to the results, the presented HCN can improve both the c_P factor and the MOSFET voltage. More parameters of class E amplifier could be improved using a modified HCN, which we will address in future work. As mentioned, the drain impedance shapes the MOSFET voltage and currents of the amplifier. Therefore, several limitations of class E PA could be removed using a modified HCN.

TABLE I. CIRCUIT VALUES OF DESIGNED AMPLIFIER

$\begin{array}{c c c c c c c c c c c c c c c c c c c $		
$\begin{tabular}{ c c c c c c } \hline L & 11 \ \mu H \\ \hline C & 2.53 \ nF \\ \hline C_{sh} & 5 \ nF \\ \hline L_{NI} & 7.8 \ \mu H \\ \hline C_{NI} & 360 \ pF \\ \hline L_{N2} & 10 \ \mu H \\ \hline \end{tabular}$	V _{DC}	12 V
$\begin{tabular}{c c c c c c } \hline C & 2.53 nF \\ \hline C_{sh} & 5 nF \\ \hline L_{NI} & 7.8 \mu H \\ \hline C_{NI} & 360 pF \\ \hline L_{N2} & 10 \mu H \\ \hline \end{tabular}$	f_0	1 MHz
	L	11 µH
	С	2.53 nF
C _{NI} 360 pF L _{N2} 10 μH	C_{sh}	5 nF
L_{N2} 10 μ H	L_{NI}	7.8 μH
	C_{NI}	360 pF
<i>C_{N2}</i> 10 pF	L_{N2}	10 µH
	C_{N2}	10 pF

TABLE II. DESIGN EXAMPLES RESULTS

	First design example	Second design example
V_{in}	10 V	10 V
R	5.8 Ω	6.2 Ω
$V_{s,max}$	33.12 V	33.4 V
V_o	11.8 V	12.3 V



Fig. 8. Simulated waveforms of the presented amplifier using ADS (dashed line) and PSpice (solid line)

TABLE III. OUTPUT POWER CAPABILITIES (CP) OF DIFFERENT AMPLIFIERS

Amplifier Type	CP
Class B	0.125
Class D	0.159
Class E	0.098
Class DE	0.079
This work	0.122

VII. CONCLUSION

A new harmonic control network (HCN) is inserted in typical class E power amplifier structure. According to the results, several parameters of class E PA are improved, using the applied HCN. The voltage stress of the presented amplifier is reduced, which relaxes the design limitations of the presented PA. Besides, the output power capability is increased, when compared with the other amplifiers. According to the results, the proposed amplifier structure presents both high-efficiency advantage of class E PA and high output power capability advantage of class D PA.

REFERENCES

 A. Banerjee, L. Ding, and R. Hezar, "High efficiency multi-mode outphasing RF power amplifier in 45nm CMOS" In European SolidState Circuits Conference (ESSCIRC), ESSCIRC 2015-41, pp. 168-171, 2015.

- [2] M. Hayati, S. Roshani, M. K. Kazimierczuk, and H. Sekiya, "A class E power amplifier design considering MOSFET nonlinear drain-to-source and nonlinear gate-to-drain capacitances at any grading coefficient," IEEE Transactions on Power Electronics, 2016, to be published, DOI: 10.1109/TPEL.2015.2512928.
- [3] M. Hayati and S. Roshani, "A Class E Power Amplifier with Low Voltage Stress," Amirkabir International Journal of Electrical & Electronics Engineering, 47(1), pp. 31-37, 2015.
- [4] M. Hayati, S. Roshani, M. K. Kazimierczuk, and H. Sekiya, "Analysis and Design of Class E Power Amplifier Considering MOSFET Parasitic Input and Output Capacitances," IET Circuits, Devices & Systems, 2016, to be published, DOI: 10.1049/iet-cds.2015.0271.
- [5] K. Pengand and E. Santi, "Class E resonant inverter optimized design for high frequency (MHz) operation using eGaN HEMTs," In Applied Power Electronics Conference and Exposition (APEC), pp. 2469-2473, 2015
- [6] S.C. Wong and C.K. Tse, "Design of symmetrical class E power amplifiers for very low harmonic-content applications," IEEE Transactions on Circuits and Systems I: Regular Papers, 52(8), pp.1684-1690, 2005.
- [7] C. Chan and C. Toumazou, "Physically based design of a class e power amplifier with non-linear transistor output capacitance," In COLLOQUIUM DIGEST-IEE, pp. 5-5 1999.
- [8] N. Ha-Van, N. Dang-Duy, H. Kim, and C. Seo, "Frequency limitation of an optimum performance class-E power amplifier," IEICE Electronics Express, 2016, to be published, DOI: 10.1587/elex.13.20160108.
- [9] Y. Yusop, M.S.M. Saat, S.H. Husin, S.K. Nguang, and I. Hindustan, "Design and Analysis of 1MHz Class-E Power Amplifier for Load and Duty Cycle Variations," International Journal of Power Electronics and Drive Systems (IJPEDS), 7(2), 2016.
- [10] A. Mediano, P. Molina-Gaudo, and C. Bernal, "Design of class E amplifier with nonlinear and linear shunt capacitances for any duty

cycle," IEEE Transactions on Microwave Theory and Techniques, , 55(3), pp. 484-492, 2007.

- [11] X. Du, J. Nan, W. Chen, and Z. Shao, "New solutions of Class-E power amplifier with finite dc feed inductor at any duty ratio," IET Circuits, Devices & Systems, 8(4), pp. 311-321, 2014.
- [12] T. Mury and V. F. Fusco, "Sensitivity characteristics of inverse Class-E power amplifier," IEEE Transactions on Circuits and Systems I: Regular Papers, 54(4), pp. 768-778, 2007.
- [13] S.H. Kam, O.S. Kwon, M.W. Lee, and Y.H. Jeong, "High-efficiency inverse class-E power amplifier with envelope tracking technique," Microwave and Optical Technology Letters, 55(4), pp.866-869, 2013.
- [14] T. Cao, Y.J. Liu, R. Zeng, and L.M. LV, "S-band high efficiency GaN inverse-class E power amplifier," J Microw, 27(4), pp.49-52, 2011.
- [15] G. Formicone and J. Custer, "Mixed-mode class EF-1 high efficiency GaN power amplifier for P-band space applications" In Microwave Symposium (IMS), IEEE MTT-S International, pp. 1-4, 2015.
- [16] S. Aldhaher, D. C. Yates, and P. D. Mitcheson, "Modeling and Analysis of Class EF and Class E/F Inverters With Series-Tuned Resonant Networks," IEEE Transactions on Power Electronics, 31(5), pp. 3415-3430, 2016.
- [17] M. Thian, A. Barakat, and V. Fusco, "High-efficiency harmonic-peaking Class-EF power amplifiers with enhanced maximum operating frequency," IEEE Transactions on Microwave Theory and Techniques, 63(2), pp. 659-671, 2015.
- [18] T. Kondo, and H. Koizumi, "Class DE voltage-source parallel resonant inverter," In Industrial Electronics Society, IECON 2015-41st Annual Conference of the IEEE pp. 002968-002973, 2015.
- [19] H. Sekiya, X. Wei, T. Nagashima, and M. K. Kazimierczuk, "Steady-State Analysis and Design of Class-DE Inverter at Any Duty Ratio," IEEE Transactions on Power Electronics, 30(7), pp. 3685-3694, 2015.
- [20] M. J. Chudobiak, "The use of parasitic nonlinear capacitors in class-E amplifiers," IEEE Transactions on Circuits and Systems I, 41(12), pp. 941–944, 1994.