VHDL Design and FPGA Implementation of a Parallel Reed-Solomon (15, K, D) Encoder/Decoder
DOI: https://doi.org/10.14569/IJACSA.2013.040105
Abstract
Keywords
How to Cite this Article
ELHAROUSSI, M., HAMYANI, A., & BELKASMI, M. (2013). VHDL Design and FPGA Implementation of a Parallel Reed-Solomon (15, K, D) Encoder/Decoder. International Journal of Advanced Computer Science and Applications, 4(1). https://doi.org/10.14569/IJACSA.2013.040105
ELHAROUSSI, Mustapha, et al.. "VHDL Design and FPGA Implementation of a Parallel Reed-Solomon (15, K, D) Encoder/Decoder." International Journal of Advanced Computer Science and Applications, vol. 4, no. 1, 2013, https://doi.org/10.14569/IJACSA.2013.040105.
@article{ELHAROUSSI2013,
title = {VHDL Design and FPGA Implementation of a Parallel Reed-Solomon (15, K, D) Encoder/Decoder},
journal = {International Journal of Advanced Computer Science and Applications},
volume = {4},
number = {1},
year = {2013},
publisher = {The Science and Information Organization},
author = {Mustapha ELHAROUSSI and Asmaa HAMYANI and Mostafa BELKASMI},
doi = {10.14569/IJACSA.2013.040105},
url = {https://doi.org/10.14569/IJACSA.2013.040105}
}
Open Access — licensed under a Creative Commons Attribution 4.0 International License. Unrestricted use, distribution, and reproduction in any medium, even commercially, as long as the original work is properly cited.