Copyright Statement: This is an open access article licensed under a Creative Commons Attribution 4.0 International License, which permits unrestricted use, distribution, and reproduction in any medium, even commercially as long as the original work is properly cited.
Digital Object Identifier (DOI) : 10.14569/IJACSA.2012.031026
Article Published in International Journal of Advanced Computer Science and Applications(IJACSA), Volume 3 Issue 10, 2012.
Abstract: Leakage power has become a serious concern in nanometer CMOS technologies. Dynamic and leakage power both are the main contributors to the total power consumption. In the past, the dynamic power has dominated the total power dissipation of CMOS devices. However, with the continuous trend of technology scaling, leakage power is becoming a main contributor to power consumption. In this paper, a technique has been proposed which will reduce simultaneously both glitch and leakage power. The results are simulated in Microwind3.1 in 90nm and 250 nm technology at room temperature.
Pushpa Saini and Rajesh Mehra, “A Novel Technique for Glitch and Leakage Power Reduction in CMOS VLSI Circuits” International Journal of Advanced Computer Science and Applications(IJACSA), 3(10), 2012. http://dx.doi.org/10.14569/IJACSA.2012.031026