Copyright Statement: This is an open access article licensed under a Creative Commons Attribution 4.0 International License, which permits unrestricted use, distribution, and reproduction in any medium, even commercially as long as the original work is properly cited.
Digital Object Identifier (DOI) : 10.14569/IJACSA.2017.080206
Article Published in International Journal of Advanced Computer Science and Applications(IJACSA), Volume 8 Issue 2, 2017.
Abstract: One of the fundamental requirements of real time operating systems is the determinism of executing critical tasks and treating multiple periodic or aperiodic events. The present paper presents the hardware support of the nMPRA processor (Multi Pipeline Register Architecture) dedicated to treating time events, interrupt events and events associated with synchronization and inter-task communication mechanisms. Because in real time systems the treatment of events is a very important aspect, this paper describes both the mechanism implemented in hardware for prioritizing and treating multiple events, and the experimental results obtained using Virtex-7 FPGA circuit. The article's element of originality is the very short response time required in treating and prioritizing events.
Ionel ZAGAN, Nicoleta Cristina GAITAN and Vasile Gheorghita GAITAN, “An Approach of nMPRA Architecture using Hardware Implemented Support for Event Prioritization and Treating” International Journal of Advanced Computer Science and Applications(IJACSA), 8(2), 2017. http://dx.doi.org/10.14569/IJACSA.2017.080206