FPGA Implementation of RISC-based Memory-centric Processor Architecture

The development of the microprocessor industry in terms of speed, area, and multi-processing has resulted with increased data traffic between the processor and the memory in a classical processor-centric Von Neumann computing system. In order to alleviate the processor-memory bottleneck, in this paper we are proposing a RISC-based memory-centric processor architecture that provides a stronger merge between the processor and the memory, by adjusting the standard memory hierarchy model. Indeed, we are developing a RISC-based processor that integrates the memory into the same chip die, and thus provides direct access to the on-chip memory, without the use of general-purpose registers (GPRs) and cache memory. The proposed RISC-based memory-centric processor is described in VHDL and then implemented in Virtex7 VC709 Field Programmable Gate Array (FPGA) board, by means of Xilinx VIVADO Design Suite. The simulation timing diagrams and FPGA synthesis (implementation) reports are discussed and analyzed in this paper.

@article{Efnusheva2019,
  title     = {FPGA Implementation of RISC-based Memory-centric Processor Architecture},
  journal   = {International Journal of Advanced Computer Science and Applications},
  volume    = {10},
  number    = {9},
  year      = {2019},
  publisher = {The Science and Information Organization},
  author    = {Danijela Efnusheva},
  doi       = {10.14569/IJACSA.2019.0100902},
  url       = {https://doi.org/10.14569/IJACSA.2019.0100902}
}