Abstract: In today’s increasing demand of higher integration levels of VLSI and ULSI processors memory capacity and ALU efficiency plays a critical role in designing. The chip-size of memory depends on number of Flip-Flop’s (FF) which are the micro cells to store binary values. An efficient adder is always a parameter to estimate the cost effectiveness of multipliers used by ALU. In this paper the authors focuses on frequency clock utilization and also on low power consumption. It presents a novel Carry Save Adder (CSA) combined with the concept of two level clock triggering for high speed integrated circuits. The authors proposes a new Two Level Edge Triggered (TLET) FF’s built with 14Transistors (14T) and 12Transistors (12T), efficient in terms of switching power dissipation and delay in this paper. The innovative idea deals with CSA 14T and 12T which is compared in terms of Switching Power Dissipation (SPD) from 0.8V to 2.0V. The difference in SPD from 0.8V to 2.0V supply voltage analysis is 132.0nWatts for CSA using 16T FFs, 85.6nWatts for CSA using 14T and only 70.3nWatts for CSA using 12T FFs. In this paper, there is full utilization of clock signal.

K Mariya Priyadarshini, R.S Ernest Ravindran and Ipseeta Nanda, “A Novel Two Level Edge Activated Carry Save Adder for High Speed Processors” International Journal of Advanced Computer Science and Applications(IJACSA), 11(4), 2020. http://dx.doi.org/10.14569/IJACSA.2020.0110465

@article{Priyadarshini2020,
title = {A Novel Two Level Edge Activated Carry Save Adder for High Speed Processors},
journal = {International Journal of Advanced Computer Science and Applications},
doi = {10.14569/IJACSA.2020.0110465},
url = {http://dx.doi.org/10.14569/IJACSA.2020.0110465},
year = {2020},
publisher = {The Science and Information Organization},
volume = {11},
number = {4},
author = {K Mariya Priyadarshini and R.S Ernest Ravindran and Ipseeta Nanda}
}