Efficient Cache Architecture for Table Lookups in an Internet Router

Table lookup is the most important operation in routers from the aspects of both packet processing throughput and power consumption. To realize the table lookup at high throughput with low energy, Packet Processing Cache (PPC) has been proposed. PPC stores table lookup results into a small SRAM (static random access memory) per flow and reuses the cached results to process subsequent packets of the same flow. Because the SRAM is accessed faster with significant lower energy than TCAM (Ternary Content Addressable Memory), which is conventionally used as a memory for storing the tables in routers, PPC can process packets at higher throughput with lower power consumption when the table lookup results of the packets are in PPC. Although the PPC performance depends on the PPC hit/miss rates, recent PPCs still show high PPC miss rates and cannot achieve sufficient performance. In this paper, efficient cache architecture, constructed of two different techniques, is proposed to improve the PPC miss rate more. The simulation results indicated that the combined approach of them achieved 1.72x larger throughput with 41.4% lower energy consumption in comparison to the conventional PPC architecture.

@article{Yamaki2020,
  title     = {Efficient Cache Architecture for Table Lookups in an Internet Router},
  journal   = {International Journal of Advanced Computer Science and Applications},
  volume    = {11},
  number    = {5},
  year      = {2020},
  publisher = {The Science and Information Organization},
  author    = {Hayato Yamaki},
  doi       = {10.14569/IJACSA.2020.0110581},
  url       = {https://doi.org/10.14569/IJACSA.2020.0110581}
}