Facebook pixel tracking

The Science and Information (SAI) Organization publishes open-access peer-reviewed journals in computer science and artificial intelligence.

Contact Info
Website thesai.org
Follow Us
Contact Info
Follow Us
Research Article | Open Access |

Optimized Design of a Converter Decimal to BCD Encoder and a Reversible 4-bit Controlled Up/Down Synchronous Counter

Author 1: Issam Andaloussi Author 2: Sedra Moulay Brahim Author 3: Mariam El Ghazi
International Journal of Advanced Computer Science and Applications (IJACSA) · Vol. 12, No. 8 · Published 2021

DOI: https://doi.org/10.14569/IJACSA.2021.01208103

Abstract

The field of quantum computing, reversible logic, and nanotechnology have earned much attention from researchers in recent years due to their low power dissipation. Quantum computing has been a guiding light for nanotechnology, optical computing of information, low power CMOS design, computer science. Moreover, the dissipation of energy in the field combina-torial logic circuits becomes one of the most important aspects to be avoided. This problem is remedied by a reversible logic favoring the reproduction of inputs to outputs, which is due to the absence of unused bits. Every bit of information not used generates a loss of information causing a loss of energy under the form of heat, the reversible logic leads to zero heat dissipation. Among the components affected by reversible logic are binary reversible counter and converter from decimal to BCD encoder(D2BE) which are considered essential elements. This article will propose an optimized reversible design of a converter from decimal to BCD encoder (D2BE) and an optimized design of reversible Binary counter with up/ down. Our designs show an improvement compared to previous works by replacing some reversible gates with others while keeping the same functionality and improving performance criteria in terms of the number of gates, garbage outputs, constant inputs, quantum cost, delay, and Hardware complexity.

Keywords

How to Cite this Article

Andaloussi, I., Brahim, S. M., & Ghazi, M. E. (2021). Optimized Design of a Converter Decimal to BCD Encoder and a Reversible 4-bit Controlled Up/Down Synchronous Counter. International Journal of Advanced Computer Science and Applications, 12(8). https://doi.org/10.14569/IJACSA.2021.01208103

Andaloussi, Issam, et al.. "Optimized Design of a Converter Decimal to BCD Encoder and a Reversible 4-bit Controlled Up/Down Synchronous Counter." International Journal of Advanced Computer Science and Applications, vol. 12, no. 8, 2021, https://doi.org/10.14569/IJACSA.2021.01208103.

@article{Andaloussi2021,
  title     = {Optimized Design of a Converter Decimal to BCD Encoder and a Reversible 4-bit Controlled Up/Down Synchronous Counter},
  journal   = {International Journal of Advanced Computer Science and Applications},
  volume    = {12},
  number    = {8},
  year      = {2021},
  publisher = {The Science and Information Organization},
  author    = {Issam Andaloussi and Sedra Moulay Brahim and Mariam El Ghazi},
  doi       = {10.14569/IJACSA.2021.01208103},
  url       = {https://doi.org/10.14569/IJACSA.2021.01208103}
}

Open Access — licensed under a Creative Commons Attribution 4.0 International License. Unrestricted use, distribution, and reproduction in any medium, even commercially, as long as the original work is properly cited.