Facebook pixel tracking

The Science and Information (SAI) Organization publishes open-access peer-reviewed journals in computer science and artificial intelligence.

Contact Info
Email info@thesai.org
Website thesai.org
Follow Us
Contact Info
Email info@thesai.org
Follow Us
Research Article | Open Access |

DUT Verification Through an Efficient and Reusable Environment with Optimum Assertion and Functional Coverage in SystemVerilog

Author 1: Deepika Ahlawat Author 2: Neeraj Kr. Shukla
International Journal of Advanced Computer Science and Applications (IJACSA) · Vol. 5, No. 4 · Published 2014

DOI: https://doi.org/10.14569/IJACSA.2014.050422

Download PDF Cite Call for Papers

Abstract

Verification is the most integral part of chip manufacturing and testing and is as important as the designing. Verification provides with the actual implementation and functionality of a Design under Test (DUT) and checks if it meets the specifications or not. In this paper, a communication protocol has been verified as per the design specifications. The environment so created completely wraps the design under verification and observes an optimum functional and assertion based coverage. The coverage so obtained is 100% assertion based coverage and 83.3% functional coverage using SV (SystemVerilog). The total coverage so obtained is 91.66%.

Keywords

Assertions Coverage Environment Mailbox Randomization SystemVerilog Threads Transactions

How to Cite this Article

Ahlawat, D., & Shukla, N. K. (2014). DUT Verification Through an Efficient and Reusable Environment with Optimum Assertion and Functional Coverage in SystemVerilog. International Journal of Advanced Computer Science and Applications, 5(4). https://doi.org/10.14569/IJACSA.2014.050422

Ahlawat, Deepika, and Neeraj Kr. Shukla. "DUT Verification Through an Efficient and Reusable Environment with Optimum Assertion and Functional Coverage in SystemVerilog." International Journal of Advanced Computer Science and Applications, vol. 5, no. 4, 2014, https://doi.org/10.14569/IJACSA.2014.050422.

@article{Ahlawat2014,
  title     = {DUT Verification Through an Efficient and Reusable Environment with Optimum Assertion and Functional Coverage in SystemVerilog},
  journal   = {International Journal of Advanced Computer Science and Applications},
  volume    = {5},
  number    = {4},
  year      = {2014},
  publisher = {The Science and Information Organization},
  author    = {Deepika Ahlawat and Neeraj Kr. Shukla},
  doi       = {10.14569/IJACSA.2014.050422},
  url       = {https://doi.org/10.14569/IJACSA.2014.050422}
}

Open Access — licensed under a Creative Commons Attribution 4.0 International License. Unrestricted use, distribution, and reproduction in any medium, even commercially, as long as the original work is properly cited.

Back to Issue
IJACSA Journal Cover

IJACSA