FPGA implementation of filtered image using 2D Gaussian filter

Image filtering is one of the very useful techniques in image processing and computer vision. It is used to eliminate useless details and noise from an image. In this paper, a hardware implementation of image filtered using 2D Gaussian Filter will be present. The Gaussian filter architecture will be described using a different way to implement convolution module. Thus, multiplication is in the heart of convolution module, for this reason, three different ways to implement multiplication operations will be presented. The first way is done using the standard method. The second way uses Field Programmable Gate Array (FPGA) features Digital Signal Processor (DSP) to ensure and make fast the scalability of the effective FPGA resource and then to speed up calculation. The third way uses real multiplier for more precision and a the maximum uses of FPGA resources. In this paper, we compare the image quality of hardware (VHDL) and software (MATLAB) implementation using the Peak Signal-to-Noise Ratio (PSNR). Also, the FPGA resource usage for different sizes of Gaussian kernel will be presented in order to provide a comparison between fixed-point and floating point implementations.

@article{kabbai2016,
  title     = {FPGA implementation of filtered image using 2D Gaussian filter},
  journal   = {International Journal of Advanced Computer Science and Applications},
  volume    = {7},
  number    = {7},
  year      = {2016},
  publisher = {The Science and Information Organization},
  author    = {Leila kabbai and Anissa Sghaier and Ali Douik and Mohsen Machhout},
  doi       = {10.14569/IJACSA.2016.070771},
  url       = {https://doi.org/10.14569/IJACSA.2016.070771}
}