A Low Cost FPGA based Cryptosystem Design for High Throughput Area Ratio

Over many years, Field Programmable Gated Ar-rays (FPGA) have been used as a target device for various prototyping and cryptographic algorithm applications. Due to the parallel architecture of FPGAs, the flexibility of cryptographic algorithms can be exploited to achieve high throughputs at the expense of very low chip area. In this research, we propose a low cost FPGA based cryptosystem named as Secure Cipher for high throughput to area ratio. The proposed Secure Cipher is implemented using full loop unroll technique in order to exploit the parallelism of the proposed algorithm. The proposed cryp-tosystem implementation achieved a throughput of 4600Mbps for encryption. The logic resource utilization of this implementation is 802 logic elements(LE) which yields a throughput to area ratio of 5.735Mbps/LE.

@article{Ibrahim2017,
  title     = {A Low Cost FPGA based Cryptosystem Design for High Throughput Area Ratio},
  journal   = {International Journal of Advanced Computer Science and Applications},
  volume    = {8},
  number    = {2},
  year      = {2017},
  publisher = {The Science and Information Organization},
  author    = {Muhammad Sohail Ibrahim and Irfan Ahmed and M. Imran Aslam and Muhammad Ghazaal and Muhammad Usman and Kamran Raza and Shujaat Khan},
  doi       = {10.14569/IJACSA.2017.080249},
  url       = {https://doi.org/10.14569/IJACSA.2017.080249}
}