VHDL Design and FPGA Implementation of LDPC Decoder for High Data Rate
DOI: https://doi.org/10.14569/IJACSA.2017.080435
Abstract
Keywords
How to Cite this Article
Boudaoud, A., Haroussi, M. E., & Abdelmounim, E. (2017). VHDL Design and FPGA Implementation of LDPC Decoder for High Data Rate. International Journal of Advanced Computer Science and Applications, 8(4). https://doi.org/10.14569/IJACSA.2017.080435
Boudaoud, A., et al.. "VHDL Design and FPGA Implementation of LDPC Decoder for High Data Rate." International Journal of Advanced Computer Science and Applications, vol. 8, no. 4, 2017, https://doi.org/10.14569/IJACSA.2017.080435.
@article{Boudaoud2017,
title = {VHDL Design and FPGA Implementation of LDPC Decoder for High Data Rate},
journal = {International Journal of Advanced Computer Science and Applications},
volume = {8},
number = {4},
year = {2017},
publisher = {The Science and Information Organization},
author = {A. Boudaoud and M. El Haroussi and E. Abdelmounim},
doi = {10.14569/IJACSA.2017.080435},
url = {https://doi.org/10.14569/IJACSA.2017.080435}
}
Open Access — licensed under a Creative Commons Attribution 4.0 International License. Unrestricted use, distribution, and reproduction in any medium, even commercially, as long as the original work is properly cited.