Facebook pixel tracking

The Science and Information (SAI) Organization publishes open-access peer-reviewed journals in computer science and artificial intelligence.

Contact Info
Website thesai.org
Follow Us
Contact Info
Follow Us
Research Article | Open Access |

A Bottom-up Approach for Visual Object Recognition on FPGA based Embedded Multiprocessor Architecture

Author 1: Hanen Chenini
International Journal of Advanced Computer Science and Applications (IJACSA) · Vol. 8, No. 5 · Published 2017

DOI: 10.14569/IJACSA.2017.080557

Abstract

This paper presents an object recognition approach of outdoor autonomous systems identifying the nature of the interested object when observing an image. Therefore, seeking for effective and robust recognition method, the proposed approach is performed using a novel saliency based feature detector/descriptor which is combined with an object classifier to identify the nature of objects in an indoor or an outdoor environment. As known, bottom-up visual attention computational models need a considerable computational power and communication cost. A major challenge in this work is to deal with such image processing applications managing a large amount of the information processing and to work within real-time requirements by improving the processing speed. Based on interesting approach designing specific architectures for parallelism, this paper presents a solution for rapid prototyping of saliency-based object recognition applications. In order to meet computation and communication requirement, the developed pipelined architectures are composed of identical processing modules which can work concurrently with distributed memories and compute in parallel several sequential tasks with a high computational cost. We present hardware implementations with performance results on an Xilinx System-on-Programmable Chip (SoPC) target. The experimental results including execution times and application speedups as well as requirements in terms of computing resources show that the proposed homogeneous network of processors is efficient for embedding the proposed image processing application.

Keywords

How to Cite this Article

Chenini, H. (2017). A Bottom-up Approach for Visual Object Recognition on FPGA based Embedded Multiprocessor Architecture. International Journal of Advanced Computer Science and Applications, 8(5). https://doi.org/10.14569/IJACSA.2017.080557

Chenini, Hanen. "A Bottom-up Approach for Visual Object Recognition on FPGA based Embedded Multiprocessor Architecture." International Journal of Advanced Computer Science and Applications, vol. 8, no. 5, 2017, https://doi.org/10.14569/IJACSA.2017.080557.

@article{Chenini2017,
  title     = {A Bottom-up Approach for Visual Object Recognition on FPGA based Embedded Multiprocessor Architecture},
  journal   = {International Journal of Advanced Computer Science and Applications},
  volume    = {8},
  number    = {5},
  year      = {2017},
  publisher = {The Science and Information Organization},
  author    = {Hanen Chenini},
  doi       = {10.14569/IJACSA.2017.080557},
  url       = {https://doi.org/10.14569/IJACSA.2017.080557}
}

Open Access — licensed under a Creative Commons Attribution 4.0 International License. Unrestricted use, distribution, and reproduction in any medium, even commercially, as long as the original work is properly cited.

Call for Papers - Important Dates

Volume 17 No. 11, November 2026
Paper Submission Due October 25, 2026
Review Notification November 15, 2026
Publication Date November 30, 2026