Efficient Page Collection Scheme for QLC NAND Flash Memory using Cache

Recently, semiconductor companies such as Samsung, Hynix, and Micron, have focused on quad-level cell (QLC) NAND flash memory chips, because of the increase in the capacity of storage systems. The QLC NAND flash memory chip stores 4 bits per cell. A page in the QLC NAND flash memory consists of 16 sectors, which is two to four times larger than that of conventional triple-level cell flash NAND flash memory. Because of its large page size, when the QLC NAND flash memory is applied to the current storage system directly, each page space is not efficiently used, resulting in low space utilization in overall storage systems. To solve this problem, an efficient page collection scheme using cache for QLC NAND flash memory (PCS) is proposed. The main role of PCS is managing the data transmitted from the file system efficiently (according to the data pattern and size), and reducing the number of unnecessary write operations. The efficiency of PCS was evaluated using SNIA IOTTA NEXUS5 trace-driven simulation on QLC NAND flash memory. According to close observation, PCS significantly reduces 50% of write operations compared with previous page collection algorithms, by efficiently collecting the small data into a page. Furthermore, a cache idle-time determination algorithm is proposed to further increase the space utilization of each page, thereby reducing the overall number of write operations on the QLC flash memory.

@article{Seo2018,
  title     = {Efficient Page Collection Scheme for QLC NAND Flash Memory using Cache},
  journal   = {International Journal of Advanced Computer Science and Applications},
  volume    = {9},
  number    = {11},
  year      = {2018},
  publisher = {The Science and Information Organization},
  author    = {Seok-Bin Seo and Wanil Kim and Se Jin Kwon},
  doi       = {10.14569/IJACSA.2018.091164},
  url       = {https://doi.org/10.14569/IJACSA.2018.091164}
}