Abstract: Chronic diseases and rising aging populations are the major reasons towards the usage of low power, low noise, life time performance Biomedical Implantable Devices. Efficient architectural designs will be responsible for the requirements set out above. This paper focuses on the ADPLL DPFD architecture for implantable biomedical devices. For high performance DPFD, the dead zone, lock in time is a seldom limitation to ADPLLs. In the present paper, a new approach to design a dead zone free with fast and high locking time and low phase noise DPFD is considered to be a challenge. This can be accomplished by carefully controlling the reference and feedback clock frequencies of the phase detector with the proposed NIKSTRO/SURAV latch based sense amplifier. The proposed architecture was developed and simulated using 45nm technology and it is observed that it provides a 20ns dead zone with 4.8mW of power consumption at the rate of 1.8GHz, while the lock in time for the proposed method is 340ns with moderate phase noise. It is also noted that the designed one showed better results when compared to the existing ones.

Sudhakiran Gunda and Ernest Ravindran R. S, “A Novel Low Power, Minimal Dead Zone Digital PFD for Biomedical Applications” International Journal of Advanced Computer Science and Applications(IJACSA), 11(8), 2020. http://dx.doi.org/10.14569/IJACSA.2020.0110843

@article{Gunda2020,
title = {A Novel Low Power, Minimal Dead Zone Digital PFD for Biomedical Applications},
journal = {International Journal of Advanced Computer Science and Applications},
doi = {10.14569/IJACSA.2020.0110843},
url = {http://dx.doi.org/10.14569/IJACSA.2020.0110843},
year = {2020},
publisher = {The Science and Information Organization},
volume = {11},
number = {8},
author = {Sudhakiran Gunda and Ernest Ravindran R. S}
}