Facebook pixel tracking

The Science and Information (SAI) Organization publishes open-access peer-reviewed journals in computer science and artificial intelligence.

Contact Info
Website thesai.org
Follow Us
Contact Info
Follow Us
Research Article | Open Access |

Design and Analysis of a Novel Low-Power SRAM Bit-Cell Structure at Deep-Sub-Micron CMOS Technology for Mobile Multimedia Applications

Author 1: Neeraj kr Shukla Author 2: R.K.Singh Author 3: Manisha Pattanaik
International Journal of Advanced Computer Science and Applications (IJACSA) · Vol. 2, No. 5 · Published 2011 · Cited by 31

DOI: 10.14569/IJACSA.2011.020507

Abstract

The growing demand for high density VLSI circuits and the exponential dependency of the leakage current on the oxide thickness is becoming a major challenge in deep-sub-micron CMOS technology. In this work, a novel Static Random Access Memory (SRAM) Cell is proposed targeting to reduce the overall power requirements, i.e., dynamic and standby power in the existing dual-bit-line architecture. The active power is reduced by reducing the supply voltage when the memory is functional and the standby power is reduced by reducing the gate and sub-threshold leakage currents when the memory is idle. This paper explored an integrated approach at the architecture and circuit level to reduce the leakage power dissipation while maintaining high performance in deep-submicron cache memories. The proposed memory bit-cell makes use of the pMOS pass transistors to lower the gate leakage currents while full-supply body-biasing scheme is used to reduce the sub-threshold leakage currents. To further reduce the leakage current, the stacking effect is used by switching off the stack transistors when the memory is ideal. In comparison to the conventional 6T SRAM bit-cell, the total leakage power is reduced by 50% while the cell is storing data ‘1’ and 46% when data ‘0’ at a very small area penalty. The total active power reduction is achieved by 89% when cell is storing data 0 or 1. The design simulation work was performed on the deep-sub-micron CMOS technology, the 45nm, at 250C with VDD of 0.7V.

Keywords

How to Cite this Article

Shukla, N. k., R.K.Singh, & Pattanaik, M. (2011). Design and Analysis of a Novel Low-Power SRAM Bit-Cell Structure at Deep-Sub-Micron CMOS Technology for Mobile Multimedia Applications. International Journal of Advanced Computer Science and Applications, 2(5). https://doi.org/10.14569/IJACSA.2011.020507

Shukla, Neeraj kr, et al.. "Design and Analysis of a Novel Low-Power SRAM Bit-Cell Structure at Deep-Sub-Micron CMOS Technology for Mobile Multimedia Applications." International Journal of Advanced Computer Science and Applications, vol. 2, no. 5, 2011, https://doi.org/10.14569/IJACSA.2011.020507.

@article{Shukla2011,
  title     = {Design and Analysis of a Novel Low-Power SRAM Bit-Cell Structure at Deep-Sub-Micron CMOS Technology for Mobile Multimedia Applications},
  journal   = {International Journal of Advanced Computer Science and Applications},
  volume    = {2},
  number    = {5},
  year      = {2011},
  publisher = {The Science and Information Organization},
  author    = {Neeraj kr Shukla and R.K.Singh and Manisha Pattanaik},
  doi       = {10.14569/IJACSA.2011.020507},
  url       = {https://doi.org/10.14569/IJACSA.2011.020507}
}

Open Access — licensed under a Creative Commons Attribution 4.0 International License. Unrestricted use, distribution, and reproduction in any medium, even commercially, as long as the original work is properly cited.

Call for Papers - Important Dates

Volume 17 No. 11, November 2026
Paper Submission Due October 25, 2026
Review Notification November 15, 2026
Publication Date November 30, 2026