Validation of the Proposed Hardness Analysis Technique for FPGA Designs to Improve Reliability and Fault-Tolerance
Reliability and fault tolerance of FPGA systems is a major concern nowadays. The continuous increase of the system’s complexity makes the reliability evaluation extremely difficult and costly. Redundancy techniques are widely used to increase the reliability of such systems. These techniques provide a large area & time overheads which cause… Read full abstract & cite →